IP Library Granted Patent US 9,306,027
Granted Patent B2
US 9,306,027 · App. 14/548,527 · Granted Apr 5, 2016

Semiconductor device and a method for manufacturing a semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,306,027
App. No.
14/548,527
Granted
Apr 5, 2016
Kind
B2
Abstract

The characteristics of a semiconductor device are improved. A semiconductor device is formed so as to have a channel layer formed over a substrate, a barrier layer, a trench penetrating through the barrier layer in an opening region, and reaching some point of the channel layer, a gate electrode arranged in the trench via a gate insulation film, and an insulation film formed over the barrier layer outside the opening region. Then, the insulation film has a lamination structure of a Si-rich silicon nitride film, and a N-rich silicon nitride film situated thereunder. Thus, the upper layer of the insulation film is set as the Si-rich silicon nitride film. This enables the improvement of the breakdown voltage, and further, enables the improvement of the etching resistance. Whereas, the lower layer of the insulation film is set as the N-rich silicon nitride film. This can suppress collapse.

Claims (27)

1. A semiconductor device comprising:

a first nitride semiconductor layer formed over a substrate;

a second nitride semiconductor layer formed over the first nitride semiconductor layer, and wider in band gap than the first nitride semiconductor layer;

a trench formed in the second nitride semiconductor layer, the trench penetrating through the second nitride semiconductor layer and reaching the first nitride semiconductor layer at a bottom surface thereof,

a first insulation film formed over the second nitride semiconductor layer to surround the trench;

a gate insulation film being formed over the first insulation film and being formed on a side surface and the bottom surface of the trench;

a gate electrode formed on the gate insulation film to overlap with the first insulation film; and

a first electrode and a second electrode formed over the second nitride semiconductor layer on the opposite sides of the gate electrode, respectively,

wherein the first insulation film has a first silicon nitride film in contact with the second nitride semiconductor layer, and a second silicon nitride film formed over the first silicon nitride film in contact with the gate insulating film,

wherein the second silicon nitride film is larger in composition ratio of silicon (Si) than the first silicon nitride film,

wherein the first silicon nitride film is larger in composition ratio of nitrogen (N) than the second silicon nitride film, and

wherein a portion of the gate electrode is provided at least over the second silicon nitride film.

2. The semiconductor device according to claim 1 ,

wherein the composition ratio [Si]/[N] of the first silicon nitride film is within ±1% around 0.75.

3. The semiconductor device according to claim 1 ,

wherein the composition ratio [Si]/[N] of the first silicon nitride film is 0.65 or more and 0.85 or less.

4. The semiconductor device according to claim 1 ,

wherein the composition ratio [Si]/[N] of the second silicon nitride film is larger than 0.85.

5. The semiconductor device according to claim 1 ,

wherein the composition ratio [Si]/[N] of the first silicon nitride film is within ±1% around 0.75, and

wherein the composition ratio [Si]/[N] of the second silicon nitride film is larger than 0.85.

6. The semiconductor device according to claim 1 ,

wherein the composition ratio [Si]/[N] of the first silicon nitride film is 0.65 or more and 0.85 or less, and

wherein the composition ratio [Si]/[N] of the second silicon nitride film is larger than 0.85.

7. The semiconductor device according to claim 1 ,

wherein the first insulation film has an opening exposing the trench, and

wherein the gate electrode is also provided over the gate insulation film at the opening.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 20, 2014
From: INOUE, TAKASHI; TAKEWAKI, TOSHIYUKI; NAKAYAMA, TATSUO; OKAMOTO, YASUHIRO; MIYAMOTO, HIRONOBU
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 034217/0605 →