IP Library Granted Patent US 10,462,894
Granted Patent B2
US 10,462,894 · App. 14/555,227 · Granted Oct 29, 2019

Circuit board

Inventors: Joel R. Goergen (Maple Grove, MN); Yi Zheng (Cold Spring, MN)
Assignee: Force10 Networks, Inc.
H05K1/0216H01P3/081H05K1/024H05K1/0242H05K1/0245H05K1/0298H05K3/0091H05K3/46B32B2305/076B32B2309/08B32B2457/08H05K1/0366H05K3/4611H05K2201/0187H05K2201/029H05K2201/098H05K2201/09236H05K2201/09745Y10T29/49117Y10T29/49126Y10T29/49128Y10T29/49156Y10T29/49165
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,462,894
App. No.
14/555,227
Granted
Oct 29, 2019
Kind
B2
Abstract

Circuit boards and methods for their manufacture are disclosed. The circuit boards carry high-speed signals using conductors formed to include lengthwise channels. The channels increase the surface area of the conductors, and therefore enhance the ability of the conductors to carry high-speed signals. In at least some embodiments, a discontinuity also exists between the dielectric constant within the channels and just outside the channels, which is believed to reduce signal loss into the dielectric material.

Claims (38)

1. A circuit board, comprising:

a first board dielectric layer;

a second board dielectric layer that is located adjacent the first board dielectric layer;

a first local dielectric region that is located within the first board dielectric layer and adjacent the second board dielectric layer;

a second local dielectric region that is located within the second board dielectric layer and adjacent at least the first local dielectric region within the first board dielectric layer; and

a pair of differential conductors that are each located within at least one of the first board dielectric layer and the second board dielectric layer, within at least one of the first local dielectric region and the second local dielectric region, such that the pair of differential conductors are positioned immediately adjacent both the first local dielectric region and the second local dielectric region,

wherein the first local dielectric region and the second local dielectric region are configured with dielectric constants that are different than dielectric constants of the first board dielectric layer and the second board dielectric layer such that crosstalk between the pair of differential conductors and a third conductor located within at least one of the first board dielectric layer and the second board dielectric layer is reduced.

2. The circuit board of claim 1 , wherein the second board dielectric layer is located between the pair of differential conductors.

3. The circuit board of claim 1 , wherein the second local dielectric region extends between the pair of differential conductors.

4. The circuit board of claim 1 , wherein the second local dielectric region includes a second local dielectric region first portion that is located between a first differential conductor of the pair of differential conductors and the second board dielectric layer, and a second local dielectric region second portion that is located between a second differential conductor of the pair of differential conductors and the second board dielectric layer; and

wherein a first differential conductor of the pair of different conductors includes a first differential conductor side, the second differential conductor of the pair of differential conductors includes a second differential conductor side that faces the first differential conductor side, the first local dielectric region that is located between each of the pair of differential conductors and the first board dielectric layer extends beyond each of the first differential conductor side and the second differential conductor side, and the second local dielectric region first portion is coplanar with the first differential conductor side and the second local dielectric region second portion is coplanar with the second differential conductor side.

5. The circuit board of claim 1 , wherein each of the pair of differential conductors defines a channel that is located adjacent the second local dielectric region.

6. The circuit board of claim 1 , wherein the dielectric constant of the first local dielectric region is equal to the dielectric constant of the second local dielectric region.

7. The circuit board of claim 1 , wherein the dielectric constant of each of the first local dielectric region and the second local dielectric region is in the range of 2.0 to 3.6, and wherein the dielectric constant of each of the first board dielectric layer and the second board dielectric layer is in the range of 3.9 to 4.1.

8. The circuit board of claim 1 , wherein the dielectric constant of each of the first local dielectric region and the second local dielectric region are different, and the dielectric constant of each of the first board dielectric layer and the second board dielectric layer are different.

9. A circuit board, comprising:

a first conductor and a second conductor that are configured to operate as a differential conductor pair, wherein a channel is defined along the length of each of the first conductor and the second conductor; and

a first local dielectric region that is located adjacent a second local dielectric region, wherein the first conductor and the second conductor are located within at least one of the first local dielectric region and the second local dielectric region and immediately adjacent both the first local dielectric region and the second local dielectric region;

wherein the first local dielectric region and the second local dielectric region are configured with a dielectric constant that is different than dielectric constants of at least one board dielectric layer that is located immediately adjacent the first local dielectric region and the second local dielectric region such that crosstalk between the differential conductor pair and a third conductor that is not included in the differential conductor pair is reduced when the first conductor and a second conductor are operating as the differential conductor pair.

10. The circuit board of claim 9 , wherein the at least one adjacent board dielectric layer is located between the first conductor and the second conductor.

11. The circuit board of claim 9 , wherein the second local dielectric region extends between the first conductor and the second conductor.

12. The circuit board of claim 9 , wherein the first conductor includes a first conductor side, the second conductor includes a second conductor side that faces the first conductor side, the first local dielectric region extends beyond the first conductor side and the second conductor side, and a first portion of the second local dielectric region is coplanar with the first conductor side, and a second portion of the second local dielectric region is coplanar with the second conductor side.

13. The circuit board of claim 9 , wherein the dielectric constant of each at least one local dielectric region is the same.

14. The circuit board of claim 9 , wherein the dielectric constant of each at least one local dielectric region is in the range of 2.0 to 3.6, and wherein the dielectric constant of each at least one adjacent board dielectric layer is in the range of 3.9 to 4.1.

15. The circuit board of claim 9 , wherein the dielectric constant of each of the first local dielectric region and the second local dielectric region are different.

16. A method for fabricating a circuit board, comprising:

providing a first board dielectric layer;

forming a first local dielectric region and a second local dielectric region on the first board dielectric layer;

forming a first conductor on the first local dielectric region and a second conductor on the second local dielectric region to provide a pair of differential conductors;

forming a third local dielectric region on the first conductor and a fourth local dielectric region on the second conductor; and

providing a second board dielectric layer on the first board dielectric layer, the third local dielectric region, and the fourth local dielectric region;

wherein the first local dielectric region, the second local dielectric region, the third local dielectric region, and the fourth local dielectric region are configured with dielectric constants that are different than dielectric constants of the first board dielectric layer and the second board dielectric layer such that crosstalk in the pair of differential conductors is reduced.

17. The method of claim 16 , wherein the second board dielectric layer is located between the first conductor and the second conductor.

18. The method of claim 16 , wherein the third local dielectric region and the fourth local dielectric region extend between the first conductor and the second conductor.

19. The method of claim 16 , wherein the first conductor includes a first conductor side, the second conductor includes a second conductor side that faces the first conductor side, the first local dielectric region extends beyond the first conductor side, the second local dielectric region extends beyond the second conductor side, the third local dielectric region is substantially coplanar with the first conductor side, and the fourth local dielectric region is substantially coplanar with the second conductor side.

20. The method of claim 16 , wherein the first conductor defines a channel that is located adjacent the third local dielectric region and the second conductor defines a channel that is located adjacent the fourth local dielectric region.

21. The method of claim 16 , wherein the dielectric constant of the first local dielectric region, the second dielectric region, the third dielectric region, and the fourth dielectric region are approximately equal.

22. The method of claim 16 , wherein the dielectric constant of each of the first local dielectric region, the second local dielectric region, the third dielectric region, and the fourth dielectric is in the range of 2.0 to 3.6, and wherein the dielectric constant of each of the first board dielectric layer and the second board dielectric layer is in the range of 3.9 to 4.1.

Assignments (16)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001) Recorded May 20, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO ASAP SOFTWARE EXPRESS, INC.); DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL USA L.P.; DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC CORPORATION (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MAGINATICS LLC); EMC IP HOLDING COMPANY LLC (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MOZY, INC.); SCALEIO LLC
Reel/Frame 061753/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001) Recorded Apr 26, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO ASAP SOFTWARE EXPRESS, INC.); DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL USA L.P.; DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC CORPORATION (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MAGINATICS LLC); EMC IP HOLDING COMPANY LLC (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MOZY, INC.); SCALEIO LLC
Reel/Frame 061324/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 3, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL USA L.P.; ASAP SOFTWARE EXPRESS, INC.; AVENTAIL LLC; CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL, L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL SOFTWARE INC.; DELL SYSTEMS CORPORATION; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; FORCE10 NETWORKS, INC.; MAGINATICS LLC; MOZY, INC.; SCALEIO LLC; WYSE TECHNOLOGY L.L.C.
Reel/Frame 058216/0001 →
MERGER Recorded Mar 4, 2021
From: FORCE10 NETWORKS, INC.
To: DELL MARKETING CORPORATION
Reel/Frame 056104/0988 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
SECURITY AGREEMENT Recorded Mar 21, 2019
From: CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049452/0223 →
SECURITY AGREEMENT Recorded Sep 21, 2016
From: ASAP SOFTWARE EXPRESS, INC.; AVENTAIL LLC; CREDANT TECHNOLOGIES, INC.; DELL USA L.P.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL SOFTWARE INC.; DELL SYSTEMS CORPORATION; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; FORCE10 NETWORKS, INC.; MAGINATICS LLC; MOZY, INC.; SCALEIO LLC; SPANNING CLOUD APPS LLC; WYSE TECHNOLOGY L.L.C.
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 040134/0001 →
SECURITY AGREEMENT Recorded Sep 21, 2016
From: ASAP SOFTWARE EXPRESS, INC.; AVENTAIL LLC; CREDANT TECHNOLOGIES, INC.; DELL USA L.P.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL SOFTWARE INC.; DELL SYSTEMS CORPORATION; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; FORCE10 NETWORKS, INC.; MAGINATICS LLC; MOZY, INC.; SCALEIO LLC; SPANNING CLOUD APPS LLC; WYSE TECHNOLOGY L.L.C.
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 040136/0001 →
RELEASE OF REEL 035104 FRAME 0043 (NOTE) Recorded Sep 14, 2016
From: BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
To: DELL SOFTWARE INC.; DELL PRODUCTS L.P.; COMPELLENT TECHNOLOGIES, INC.
Reel/Frame 040027/0123 →
RELEASE OF REEL 035103 FRAME 0809 (TL) Recorded Sep 14, 2016
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: DELL SOFTWARE INC.; DELL PRODUCTS L.P.; COMPELLENT TECHNOLOGIES, INC.
Reel/Frame 040027/0934 →
RELEASE OF REEL 035103 FRAME 0536 (ABL) Recorded Sep 13, 2016
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: DELL SOFTWARE INC.; DELL PRODUCTS L.P.; COMPELLENT TECHNOLOGIES, INC.
Reel/Frame 040016/0864 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2016
From: GOERGEN, JOEL; ZHENG, YI
To: FORCE 10 NETWORKS, INC.
Reel/Frame 038167/0619 →
SUPPLEMENT TO PATENT SECURITY AGREEMENT (NOTES) Recorded Feb 26, 2015
From: DELL PRODUCTS L.P.; DELL SOFTWARE INC.; COMPELLENT TECHNOLOGIES, INC.
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 035104/0043 →
SUPPLEMENT TO PATENT SECURITY AGREEMENT (TERM LOAN) Recorded Feb 26, 2015
From: DELL PRODUCTS L.P.; DELL SOFTWARE INC.; COMPELLENT TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 035103/0809 →
SUPPLEMENT TO PATENT SECURITY AGREEMENT (ABL) Recorded Feb 26, 2015
From: DELL PRODUCTS L.P.; DELL SOFTWARE INC.; COMPELLENT TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 035103/0536 →