IP Library Granted Patent US 9,661,248
Granted Patent B2
US 9,661,248 · App. 14/562,752 · Granted May 23, 2017

Integrated circuit having flexible reference

Inventors: Dennis Tunglin Lee (San Jose, CA); Guangbin Zhang (Cupertino, CA)
Assignee: CISTA SYSTEM CORP.
H04N5/37455H02M3/156H04L5/0048H04N5/378H03M1/785
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,661,248
App. No.
14/562,752
Granted
May 23, 2017
Kind
B2
Abstract

The present invention relates to an integrated circuit having a flexible reference. In an example, the integrated circuit includes a reference generator, and the reference generator can generate a flexible reference signal in response to a control signal. The flexible reference signal can be changed freely by adjusting the control signal. By providing the flexible reference, the present invention can enhance the capability of verification and characterization for an integrated circuit design and reduce the physical layout area of the integrated circuit design. The present invention also relates to a method of operating the integrated circuit with a flexible reference signal.

Claims (27)

1. An integrated circuit operable with a flexible reference signal, comprising a reference generator configured to generate, in response to a control signal, the flexible reference signal;

wherein the reference generator comprises a signal convertor configured to receive the control signal and to convert the control signal into a programming signal; and a signal generator configured to receive the programming signal and generate, in response to the programming signal, the flexible reference signal; and

wherein the reference generator comprises a voltage regulator configured to receive a supply voltage and generate an operation voltage having a variation of from about 0.001% to about 3.0% cross PVT variation; and wherein the operation voltage is provided to the signal convertor and the signal generator.

2. The integrated circuit according to claim 1 , wherein the signal generator comprises a digital to analog convertor (DAC).

3. The integrated circuit according to claim 2 , wherein the DAC comprises a R2R ladder DAC that has a plurality of stages, and wherein the programming signal contains a plurality of control bits to control the plurality of stages of the R2R ladder DAC.

4. The integrated circuit according to claim 1 , wherein the signal convertor comprises a voltage level shifter.

5. The integrated circuit according to claim 1 , wherein the control signal is in any voltage domain, and wherein the programming signal is in the operation voltage domain.

6. The integrated circuit according to claim 1 , wherein the voltage regulator further receives a reference signal to generate the operation voltage.

7. The integrated circuit according to claim 1 , wherein the integrated circuit is a complementary metal-oxide semiconductor (CMOS) image sensor, and wherein the flexible reference signal is used to characterize the CMOS image sensor.

8. The integrated circuit according to claim 1 , further comprising a multiplexer configured to receive the flexible reference signal as well as one or more fixed reference signals and output, in response to a selecting signal, one of the flexible and fixed reference signals.

9. A method for operating an integrated circuit, comprising:

receiving, by a reference generator, a control signal, wherein the reference generator comprises a signal convertor configured to receive the control signal, a signal generator configured to generate the flexible reference signal, and a voltage regulator configured to receive a supply voltage and generate an operation voltage having a variation of from about 0.001% to about 3.0% cross PVT variation; and wherein the operation voltage is provided to the signal convertor and the signal generator;

converting, by the signal convertor, the control signal into a programming signal;

providing the programming signal from the signal convertor to the signal generator, wherein the signal generator is configured to generate the flexible reference signal under the control of the programming signal;

generating, by the reference generator in response to the programming signal, a flexible reference signal; and

operating the integrated circuit with the flexible reference signal.

10. The method according to claim 9 , wherein the signal generator comprises a R2R ladder digital to analog convertor (DAC) that has a plurality of stages, and wherein the programming signal contains a plurality of control bits.

11. The method according to claim 10 , wherein the step of providing the programming signal from the signal convertor to the signal generator comprises assigning the plurality of control bits of the programming signal to the plurality of stages of the R2R ladder DAC, so as to control the generation of the flexible reference signal.

12. The method according to claim 9 , wherein the control signal is in any voltage domain, and wherein the programming signal is in the operation voltage domain.

13. The method according to claim 9 , further comprising:

receiving, by the voltage regulator, a supply voltage and a reference signal to generate the operation voltage.

14. The method according to claim 9 , further comprising:

changing the control signal;

providing the changed control signal to the reference generator;

generating, by the reference generator, in response to the changed control signal, a different flexible reference signal; and

operating the integrated circuit with the different flexible reference signal.

15. The method according to claim 9 , wherein the integrated circuit is a complementary metal-oxide semiconductor (CMOS) image sensor, and wherein the step of operating the integrated circuit comprises characterizing the CMOS image sensor with the flexible reference signal.

Assignments (2)
SECURITY INTEREST Recorded Dec 13, 2016
From: CISTA SYSTEM CORP.
To: SPD SILICON VALLEY BANK CO., LTD.
Reel/Frame 040908/0409 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2016
From: LEE, DENNIS TUNGLIN; ZHANG, GUANGBIN
To: CISTA SYSTEM CORP.
Reel/Frame 040479/0027 →
Continuity (2)
Provisional Application 61916054 · Dec 13, 2013
Related Publication 20150171130A1 · Jun 18, 2015