IP Library Granted Patent US 9,094,427
Granted Patent B2
US 9,094,427 · App. 14/576,972 · Granted Jul 28, 2015

Method, a computer program product, and a carrier for indicating one-way latency in a data network

Inventors: Kjell Hansson (Rimbo, SE); Olof Hagsand (Alta, SE)
Assignee: Accedian Networks Inc.
H04L67/1095G06F1/12H04J3/0638H04L43/0852H04L43/0858
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,094,427
App. No.
14/576,972
Granted
Jul 28, 2015
Kind
B2
Abstract

Disclosed herein is a method, a computer program product, and a carrier for indicating one-way latency in a data network (N) between a first node (A) and a second node (B), wherein the data network (N) lacks continuous clock synchronization, comprising: a pre-synchronisation step, a measuring step, a post-synchronisation step, an interpolation step, and generating a latency profile. The present invention also relates to a computer program product incorporating the method, a carrier comprising the computer program product, and a method for indicating server functionality based on the first aspect.

Claims (50)

1. A system for determining one-way latency between a first computer node (A) having a first clock and a second computer node (B) having a second clock, comprising:

a network module running on said first computer node (A) to

pre-synchronize said first clock of said first computer node (A) with said second clock of said second computer node (B),

said pre-synchronizing further comprising obtaining a first clock difference value and a first absolute clock value;

measure a sending time and a receiving time associated with each measurement message within a plurality of measurement messages;

post-synchronize said first clock of said first computer node (A) with said second clock of said second computer node (B),

said post-synchronizing further comprising obtaining a second clock difference value and a second absolute clock value;

perform interpolating, comprising

adjusting the sending time associated with each measurement message, said adjusting based on

the sending time,

the said first and second clock difference values, and

the said first and second absolute clock values,

further wherein said adjusting comprises calculating a ratebias, and

 said calculating of ratebias comprising calculating a denominator; and

calculate the one-way latency associated with a measurement message in the data network between said first computer node (A) and said second computer node (B) as the difference between

the receiving time associated with the measurement message, and

the adjusted sending time associated with the measurement message; and

generate a latency profile.

2. The system of claim 1 , wherein said adjusting further comprises calculating a shift.

3. The system of claim 2 , wherein said shift is calculated using

said ratebias,

said first clock difference value, and

said first absolute clock value.

4. The system of claim 3 , wherein said shift is calculated further based on

the sending time associated with a measurement message and

an overhead required to send the measurement message.

5. A system to generate a one-way latency profile between a first computer node (A) having a first clock and a different second computer node (B) having a second clock, located in a data network without continuous clock synchronization, comprising:

a network module running on said first computer node (A) to

pre-synchronize said first clock of said first computer node (A) with said second clock of said second computer node (B) to

generate pre-synchronization values representing one or more absolute clock values and one or more clock difference values, and

obtain a first absolute clock value and a first clock difference value from said one or more absolute clock values and one or more clock difference values,

said pre-synchronizing carried out using a plurality of synchronization request and synchronization response messages;

collect, following said pre-synchronizing, a predetermined number of time measurements, using a plurality of measurement messages;

post-synchronize, following said collecting, said first clock of said first computer node (A) with said second clock of said second computer node (B) to

generate post-synchronization values representing one or more absolute clock values and one or more clock difference values, and

obtain a second absolute clock value and a second clock difference value from said one or more absolute clock values and one or more clock difference values,

said post-synchronizing carried out using a plurality of synchronization request and synchronization response messages;

interpolate said plurality of time measurements to create a predetermined number of latency measurements,

said interpolating comprising adjusting said time measurements using said first and second absolute clock values and said first and second clock difference values,

wherein said adjusting comprises calculating a ratebias, and

 said calculating of ratebias comprising calculating a denominator; and

generate said one-way latency profile based on said latency measurements.

6. The system of claim 5 , wherein said adjusting further comprises calculating a shift.

7. The system of claim 6 , wherein said shift is calculated using

said ratebias,

said first clock difference value, and

said first absolute clock value.

8. The system of claim 7 , wherein said shift is calculated further based on

the sending time associated with a measurement message and

an overhead required to send the measurement message.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2023
From: SILICON VALLEY BANK, A DIVISION OF FIRST-CITIZENS BANK & TRUST COMPANY
To: LES RESEAUX ACCEDIAN INC. / ACCEDIAN NETWORKS INC.
Reel/Frame 065192/0909 →
RELEASE OF SECURITY INTEREST FILED AUGUST 13, 2021 AT REEL/FRAME 057184/0296 Recorded Oct 6, 2023
From: BGC LENDER REP LLC
To: LES RESEAUX ACCEDIAN INC. / ACCEDIAN NETWORKS INC.
Reel/Frame 065178/0452 →
SECURITY INTEREST Recorded Aug 16, 2021
From: LES RESEAUX ACCEDIAN INC. / ACCEDIAN NETWORKS INC.
To: SILICON VALLEY BANK
Reel/Frame 057192/0787 →
SECURITY AGREEMENT Recorded Aug 13, 2021
From: LES RESEAUX ACCEDIAN INC. / ACCEDIAN NETWORKS INC.
To: BGC LENDER REP LLC
Reel/Frame 057184/0296 →
SECURITY INTEREST Recorded Jun 22, 2018
From: LES RESEAUX ACCEDIAN INC. / ACCEDIAN NETWORKS INC.
To: SILICON VALLEY BANK
Reel/Frame 046413/0496 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2015
From: ACCEDIAN NETWORKS (SWEDEN) AB
To: ACCEDIAN NETWORKS INC.
Reel/Frame 034678/0024 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2014
From: PROSILIENT TECHNOLOGIES AKTIEBOLAG
To: ACCEDIAN NETWORKS (SWEDEN) AB
Reel/Frame 034688/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 19, 2014
From: HANSSON, KJELL; HAGSAND, OLOF
To: PROSILIENT TECHNOLOGIES AKTIEBOLAG
Reel/Frame 034557/0430 →
Priority Claims (1)
SE 0402280 · Sep 22, 2004 · national
Continuity (4)
Continuation 14194885 · Mar 3, 2014
Continuation 13499652 · May 18, 2012
Continuation 11662646
Related Publication 20150106534A1 · Apr 16, 2015