IP Library Granted Patent US 9,437,631
Granted Patent B2
US 9,437,631 · App. 14/585,290 · Granted Sep 6, 2016

Solid-state imaging device, manufacturing method of the same, and electronic apparatus

Inventor: Itonaga Kazuichiro (Tokyo, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H01L27/14605H01L27/14609H01L27/14612H01L27/14643H01L27/14689H01L31/103H01L27/14621H01L27/14627
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,437,631
App. No.
14/585,290
Granted
Sep 6, 2016
Kind
B2
Abstract

A solid-state imaging device includes plural photodiodes which are formed in a photodiode area of a unit pixel with no element separating area interposed therebetween and in which impurity concentrations of pn junction areas are different from each other.

Claims (29)

1. A solid-state imaging device comprising:

a substrate with a pixel area;

a gate electrode in the pixel area;

a first photodiode in the pixel area and at one side of the gate electrode; and

a second photodiode adjacent to the first photodiode in the pixel area,

wherein,

the second photodiode is closer to the gate electrode than the first photodiode, and

the first photodiode is comprised of at least three impurity concentration regions arranged in a depth direction of the substrate, a bottom surface of the first photodiode being deeper in the substrate than a bottom surface of the second photodiode.

2. The solid-state imaging device of claim 1 , wherein:

the first photodiode has a first region of a first conductivity type, a second region of a second conductivity type opposite the first conductivity type, and a third region of the second conductivity type arranged in that order in the depth direction of the substrate, and

the second and third regions of the first photodiode have different impurity concentrations.

3. The solid-state imaging device of claim 1 , wherein:

the first photodiode has a first region of a first conductivity type, a second region of a second conductivity type opposite the first conductivity type, and a third region of the second conductivity type,

the first, second, and third regions of the first photodiode are arranged in that order in the depth direction of the substrate, and

the second region of the first photodiode has an impurity concentration that is relatively higher than that of the third region of the first photodiode.

4. The solid-state imaging device of claim 2 , wherein:

the second photodiode has a first region of the first conductivity type and a second region of the second conductivity type,

the first and second regions of the second photodiode are arranged in that order in the depth direction of the substrate,

the first region of the second photodiode has an impurity concentration that is relatively less than that of the first region of the first photodiode, and

the second region of the second photodiode has an impurity concentration that is relatively less than that of the second region of the first photodiode.

5. The solid-state imaging device of claim 1 , further comprising first sidewalls between which the gate electrode is located.

6. The solid-state imaging device of claim 1 , wherein:

the third region of the first photodiode is a charge storage region, and

the third region has an end that is aligned with an end of one of the first sidewalls such that the third region does not extend beneath the sidewall.

7. The solid-state imaging device of claim 1 , further comprising a floating diffusion region at another side of the gate electrode that is opposite to the one side.

8. The solid-state imaging device of claim 4 , further comprising a floating diffusion region at another side of the gate electrode that is opposite to the one side, wherein:

the diffusion area serves as a drain of a transistor,

the gate electrode serves as a gate of the transistor, and

the second regions of the first and second diodes serve as a source of the transistor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 039240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 10, 2015
From: KAZUICHIRO, ITONAGA
To: SONY CORPORATION
Reel/Frame 034944/0797 →
Priority Claims (1)
JP 2009-088095 · Mar 31, 2009 · national
Continuity (2)
Continuation 12728514 · Mar 22, 2010
Related Publication 20150115340A1 · Apr 30, 2015