IP Library Granted Patent US 9,584,740
Granted Patent B2
US 9,584,740 · App. 14/590,693 · Granted Feb 28, 2017

Solid-state pickup apparatus, its driving method and camera system

Inventors: Keiji Mabuchi (Kanagawa, JP); Koichi Shiono (Kanagawa, JP)
Assignee: Sony Semiconductor Solutions Corporation
H04N5/343H04N5/347H04N5/3456H04N5/3458H04N5/378H04N5/3765H04N9/045H04N5/374
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,584,740
App. No.
14/590,693
Granted
Feb 28, 2017
Kind
B2
Abstract

There is used an XY address type solid-state image pickup element (for example, a MOS type image sensor) in which two rows and two columns are made a unit, and color filters having a color coding of repetition of the unit (repetition of two verticals (two horizontals) are arranged, and when a thinning-out read mode is specified, a clock frequency of a system is changed to 1/9, and on the basis of the changed clock frequency, a pixel is selected every three pixels in both a row direction and a column direction to successively read out a pixel signal.

Claims (19)

1. An imaging device, comprising:

a plurality of pixels arranged in a matrix;

a plurality of color filters individually formed at respective pixels; and

a driving unit configured to select the pixels and read out pixel signals based on a read mode,

wherein

the driving unit is configured to read out pixel signals of selected pixels in a thinning-out read mode such that the selected pixels are read out based on a predetermined color pattern and non-selected pixels are not read out,

a pixel unit is made of pixels of two rows and two columns, and

the driving unit is configured to read out an addition signal of lower left pixels corresponding to the units, an addition signal of lower right pixels, an addition signal of upper left pixels, and an addition signal of upper right pixels.

2. The imaging device according to claim 1 , wherein the read mode is configured to control a clock frequency selection circuit which provides a selectable clock signal that determines which pixels are selected for read out and pixels are selected on the basis of a changed clock frequency in a sequence corresponding to the predetermined color pattern based on an output from a single frequency divider circuit that provides an input to a timing generator in order to generate selection signals to select either all pixel read out or a reduced pixel output.

3. The imaging device according to claim 1 , wherein at least one read mode further is an all-pixel read out mode.

4. The imaging device according to claim 1 , wherein the driving unit reduces a number of pixels read out in the thinning-out read mode.

5. The imaging device according to claim 1 , wherein the color filters are set forth in a Bayer arrangement.

6. The imaging device according to claim 1 , wherein the thinning-out read mode the driving unit is configured to reduce a power consumption of the imaging device.

7. A sensing device, comprising:

a first pixel unit including a first plurality of pixels arranged in a matrix;

a second pixel unit including a second plurality of pixels arranged in a matrix; and

a driving unit configured to drive the first and second pixel units to facilitate the addition of a pixel signal of one of the first plurality of pixels and a pixel signal of one of the second plurality of pixels.

8. The sensing device according to claim 7 , wherein, in a read mode, the driving unit is configured to generate driving signals that cause a reading out of pixel signals from the first plurality of pixels.

9. The sensing device according to claim 7 , further comprising a plurality of color filters individually formed at the respective pixels, and wherein the color filters are set forth in a Bayer arrangement.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040716/0217 →
Priority Claims (1)
JP 2000-111494 · Apr 13, 2000 · national
Continuity (5)
Continuation 13450236 · Apr 18, 2012
Continuation 12363249 · Jan 30, 2009
Continuation 11341104 · Jan 27, 2006
Continuation 09834431 · Apr 13, 2001
Related Publication 20150116556A1 · Apr 30, 2015