IP Library Patent Application 14595615
Patent Application
App. No. 14/595,615

SURFACE FINISH FOR CONDUCTIVE FEATURES ON SUBSTRATES

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/595,615
Abstract

An electronics module includes a non-conductive body, a first set of conductive features exposed on a surface of the non-conductive body, and a second set of conductive features exposed on the surface of the non-conductive body. The first set of conductive features is configured to connect to a wire bond component. The second set of conductive features is configured to connect to a flip chip component. A protective finish is provided over each one of the first set of conductive features and the second set of conductive features. The protective finish includes a layer of nickel less than 1 μm thick, a layer of palladium over the layer of nickel, and a layer of gold over the layer of palladium.

Claims (36)

1 . An electronics module comprising:

a non-conductive body;

a first set of conductive features on a surface of the non-conductive body, the first set of conductive features configured to connect to a wire bond component;

a second set of conductive features on the surface of the non-conductive body, the second set of conductive features configured to connect to a flip chip component; and

a protective finish over the first set of conductive features and the second set of conductive features, the protective finish comprising a layer of nickel less than 1 μm thick, a layer of palladium over the layer of nickel, and a layer of gold over the layer of palladium.

2 . The electronics module of claim 1 wherein the first set of conductive features and the second set of conductive features are copper.

3 . The electronics module of claim 1 wherein the layer of palladium is between about 0.03 μm and 0.2 μm thick.

4 . The electronics module of claim 3 wherein the layer of gold is between about 0.03 μm and 0.15 μm thick.

5 . The electronics module of claim 1 wherein the layer of gold is between about 0.03 μm and 0.15 μm thick.

6 . The electronics module of claim 1 further comprising:

a wire bond component coupled to the first set of conductive features; and

a flip chip component coupled to the second set of conductive features.

7 . The electronics module of claim 6 wherein the protective finish substantially dissolves in a bonding process connecting the flip chip component and the second set of conductive features such that a solder joint connecting each one of the second set of conductive features to the flip chip component substantially comprises tin.

8 . The electronics module of claim 6 further comprising an overmold over the wire bond component, the flip chip component, and any exposed portions of the surface of the electronics module.

9 . The electronics module of claim 1 wherein the non-conductive body is a laminate material.

10 . The electronics module of claim 1 wherein the electronics module is a radio frequency (RF) electronics module.

11 . A method of manufacturing an electronics module comprising:

providing a non-conductive body comprising:

a first set of conductive features on a surface of the non-conductive body, the first set of conductive features configured to connect to a wire bond component; and

a second set of conductive features on the surface of the non-conductive body, the second set of conductive features configured to connect to a flip chip component; and

providing a protective finish over the first set of conductive features and the second set of conductive features, the protective finish comprising a layer of nickel less than 1 μm thick, a layer of palladium over the layer of nickel, and a layer of gold over the layer of palladium.

12 . The method of claim 11 wherein the first set of conductive features and the second set of conductive features are copper.

13 . The method of claim 11 wherein the layer of palladium is between about 0.03 μm and 0.2 μm thick.

14 . The method of claim 13 wherein the layer of gold is between about 0.03 μm and 0.15 μm thick.

15 . The method of claim 11 wherein the layer of gold is between about 0.03 μm and 0.15 μm thick.

16 . The method of claim 11 further comprising:

connecting a wire bond component coupled to the first set of conductive features; and

connecting a flip chip component coupled to the second set of conductive features.

17 . The method of claim 16 wherein the protective finish substantially dissolves in a bonding process connecting the flip chip component and the second set of conductive features such that a solder joint connecting each one of the second set of conductive features to the flip chip component substantially comprises tin.

18 . The method of claim 16 further comprising providing an overmold over the wire bond component, the flip chip component, and any exposed portions of the surface of the electronics module.

19 . The method of claim 11 wherein the non-conductive body is a laminate material.

20 . The method of claim 11 wherein the electronics module is a radio frequency (RF) electronics module.

21 . The method of claim 11 wherein providing the protective finish over the first set of conductive features and the second set of conductive features comprises:

providing a mask over the exposed portions of the surface of the non-conductive body;

providing the protective finish over the first set of conductive features and the second set of conductive features; and

removing the mask.

Assignments (2)
MERGER Recorded Jun 16, 2016
From: RF MICRO DEVICES, INC.
To: QORVO US, INC.
Reel/Frame 039196/0941 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2015
From: LEAHY, DONALD JOSEPH; LEE, JUNGWOO; ORLOWSKI, JOHN AUGUST; HOLYOAK, HOWARD JOSEPH
To: RF MICRO DEVICES, INC.
Reel/Frame 034697/0217 →