IP Library Granted Patent US 9,658,504
Granted Patent B2
US 9,658,504 · App. 14/598,566 · Granted May 23, 2017

Display panel having a light shielding layer overlapped even number of source lines and a gate line

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,658,504
App. No.
14/598,566
Granted
May 23, 2017
Kind
B2
Abstract

A display panel comprising a substrate, a plurality of gate lines, source lines, semiconductor layers and light shielding layers is provided. The gate lines are disposed on the substrate in parallel. The source lines are disposed on the substrate in parallel. The gate lines and the source lines are intercrossed to define a plurality of pixel areas. The semiconductor layers are disposed on the corresponding pixel areas, and each semiconductor layer includes at least one channel region overlapping each gate line. The slight shielding layers are located between the channel regions and the substrate. In a normal direction of the substrate, one of the gate lines is overlapped by two of the light shielding layers, and one of the light shielding layers overlaps even number of the source lines.

Claims (16)

1. A display panel, comprising:

a substrate;

a plurality of gate lines disposed on the substrate in parallel;

a plurality of source lines disposed on the substrate in parallel, wherein the gate lines and the source lines are intercrossed to define a plurality of pixel areas;

a plurality of semiconductor layers disposed on the corresponding pixel areas, wherein each semiconductor layer includes at least one channel region overlapping each gate line; and

a plurality of light shielding layers located between the channel regions and the substrate;

wherein, in a normal direction of the substrate, one of the gate lines is overlapped by two of the light shielding layers, and one of the light shielding layers overlaps even number of the source lines.

2. The display panel according to claim 1 , wherein two of the gate lines are respectively overlapped by two of the light shielding layers, and the two light shielding layers are arranged by way of displacement with respect to one of the source lines.

3. The display panel according to claim 1 , wherein the number of the source lines overlapped by one of the light shielding layers is different from the number of the source lines overlapped by another one of the light shielding layers.

4. The display panel according to claim 1 , wherein one of the light shielding layers overlaps two of the gate lines.

5. The display panel according to claim 1 , wherein each of the source lines provides a data signal to the corresponding semiconductor layer respectively, and the data signal provided by two of the source lines which are adjacent to each other have a positive polarity and a negative polarity respectively.

6. The display panel according to claim 5 , wherein the number of source lines overlapped by one of the light shielding layers providing data signals with positive polarity is equal to the number of source lines overlapped by the same light shielding layer providing data signals with negative polarity.

7. The display panel according to claim 1 , wherein one of the semiconductor layers includes two channel regions overlapping one of the gate lines.

8. The display panel according to claim 1 , wherein one of the light shielding layers overlaps 4 n adjacent channel regions, and n is a positive integer greater than 0.

9. The display panel according to claim 1 , wherein one of the light shielding layers overlaps 3 n adjacent channel regions, and n is a positive integer greater than 0.

10. The display panel according to claim 1 , wherein the display panel is driven by way of dot inversion or column inversion.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 18, 2024
From: INNOLUX CORPORATION
To: RED OAK INNOVATIONS LIMITED
Reel/Frame 069206/0903 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 16, 2015
From: LU, YUNG-HSIN; WU, CHENG-MIN; CHIANG, MING-YO; CHEN, JYUN-YU
To: INNOLUX CORPORATION
Reel/Frame 034736/0128 →