IP Library Granted Patent US 9,762,189
Granted Patent B2
US 9,762,189 · App. 14/603,993 · Granted Sep 12, 2017

Dynamic biasing of power amplifiers

Inventors: Rahul Bhatia (San Marcos, CA); Timothy Gallagher (Encinitas, CA); Raja Pullela (Irvine, CA); Sridhar Ramesh (San Diego, CA)
Assignee: MAXLINEAR, INC.
H03F3/21H03F1/0266H03F3/4508H03F2200/09H03F2200/66H03F2203/45731
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,762,189
App. No.
14/603,993
Granted
Sep 12, 2017
Kind
B2
Abstract

Systems and methods are provided for dynamically biasing power amplifiers. In particular, dynamic biasing of a power amplifier may be controlled, with the controlling comprising receiving an input signal that is to be amplified; processing the input signal; generating based on said processing of the input signal input signal, a plurality of control signals comprising at least one biasing control signal; and applying the plurality of control signals to one or more control elements that are used in driving and/or control of the power amplifier. The one or more control elements may comprise at least one biasing component that adjusts biasing applied to power amplifier.

Claims (67)

1. A method, comprising:

controlling dynamic biasing of a power amplifier (PA), said controlling comprising:

receiving an input signal that is to be amplified;

processing said input signal, wherein said processing comprises:

detecting peaks in said input signal; and

applying, during said processing of said input signal, clipping to said input signal;

generating based on said processing of said input signal, a plurality of control signals; and

applying said plurality of control signals to one or more control elements that are used in driving and/or control of said power amplifier (PA),

wherein:

said one or more control elements comprise at least one biasing component that adjusts biasing applied to said power amplifier (PA);

said plurality of control signals comprises at least one biasing control signal; and

said at least one biasing control signal is configured to adjust operation of said power amplifier (PA) based on detected peaks in said input signal.

2. The method of claim 1 , comprising determining, during said processing of said input signal, an absolute value of said said input signal.

3. The method of claim 1 , comprising determining, during said processing of said input signal, one or more characteristics of said input signal that are relevant to biasing of said power amplifier (PA).

4. The method of claim 3 , wherein:

said one or more characteristics of said input signal comprise said peaks;

said determining comprising detecting said peaks; and

said generating of said plurality of control signals comprising configuring said at least one biasing control signal for adjusting operation of said power amplifier (PA) to account for said detected peaks.

5. The method of claim 1 , comprising configuring said clipping such that signals applied to positive and negative sides of said said power amplifier (PA) are not differential.

6. The method of claim 1 , comprising configuring said processing of said input signal and/or said generating of said plurality of control signals based on anticipated performance related issues in said power amplifier (PA) when said input signal is amplified.

7. The method of claim 1 , comprising applying, during said processing of said input signal, pre-distortion to account for anticipated distortion in said power amplifier (PA) when said input signal is amplified.

8. The method of claim 1 , wherein said plurality of control signals comprise a plurality of biasing control signals, with each one of said plurality of biasing control signals being configured to control a respective one of a plurality of biasing control elements.

9. A system, comprising:

one or more circuits for use in controlling dynamic biasing of a power amplifier (PA), said one or more circuits being operable to:

receive an input signal that is to be amplified;

process said input signal, wherein said processing comprises:

detecting peaks in said input signal; and

applying, during said processing of said input signal, clipping to said input signal;

generate based on said processing of said input signal, a plurality of control signals; and

apply said plurality of control signals to one or more control elements that are used in driving and/or control of said power amplifier (PA),

wherein:

said one or more control elements comprise at least one biasing component that adjusts biasing applied to power amplifier (PA);

said plurality of control signals comprises at least one biasing control signal; and

said at least one biasing control signal is configured to adjust operation of said power amplifier (PA) based on detected peaks in said input signal.

10. The system of claim 9 , wherein said one or more circuits are operable to determine, during said processing of said input signal, an absolute value of said said input signal.

11. The system of claim 9 , wherein said one or more circuits are operable to determine, during said processing of said input signal, one or more characteristics of said input signal that are relevant to biasing of said power amplifier (PA).

12. The system of claim 11 , wherein:

said one or more characteristics of said input signal comprise said peaks;

said determining comprising detecting said peaks; and

said one or more circuits are operable to configure said at least one biasing control signal for adjusting operation of said power amplifier (PA) to account for said detected peaks.

13. The system of claim 9 , wherein said one or more circuits are operable to configure said clipping such that signals applied to positive and negative sides of said said power amplifier (PA) are not differential.

14. The system of claim 9 , wherein said one or more circuits are operable to process said input signal and/or generate said plurality of control signals based on anticipated performance related issues in said power amplifier (PA) when said input signal is amplified.

15. The system of claim 9 , wherein said one or more circuits are operable to apply, during said processing of said input signal, pre-distortion to account for anticipated distortion in said power amplifier (PA) when said input signal is amplified.

16. The system of claim 9 , wherein said plurality of control signals comprise a plurality of biasing control signals, with each one of said plurality of biasing control signals being configured to control a respective one of a plurality of biasing control elements.

17. A system, comprising:

a controller for driving and controlling a power amplifier (PA), said controller comprising:

a driving circuit for generating one or more driving signals that drive said power amplifier (PA);

a biasing circuit for biasing at least one of said one or more driving signals; and

one or more control circuits for controlling operation of said driving circuit and said biasing circuit, based on an input signal that is to be amplified via said power amplifier (PA); wherein said one or more control circuits are operable to:

process said input signal, said processing comprising detecting peaks in said input signal;

generate based on said processing of said input signal, a plurality of control signals; and

apply said plurality of control signals to said driving circuit and said biasing circuit;

wherein:

said plurality of control signals comprises at least one biasing control signal;

said at least one biasing control signal is configured to adjust operation of said power amplifier (PA) based on detected peaks in said input signal; and

said one or more control circuits comprise:

 at least one clipping circuit for clipping said input signal; and

 at least one biasing control circuit for generating said at least one biasing control signal based on said input signal.

18. The system of claim 17 , wherein said driving circuit comprises a digital-to-analog convertor (DAC) circuit.

19. The system of claim 17 , wherein said biasing circuit comprises a biasing digital-to-analog convertor (DAC) circuit.

20. The system of claim 17 , wherein said biasing circuit comprises one or more biasing current sources, for use in generating currents that are applied when said one or more driving signals are biased.

21. The system of claim 17 , wherein said one or more control circuits comprise:

at least one analyzer circuit for analyzing said input signal; and

one or more biasing control circuits for generating said at least one biasing control signal based on said analyzing of said input signal.

22. The system of claim 21 , wherein said one or more control circuits comprise a delaying circuit for delaying outputting non-biasing control signals of said one or more control signals.

23. The system of claim 17 , wherein said at least one biasing control circuit is operable to generate said at least one biasing control signal based on said clipping of said input signal.

24. The system of claim 17 , wherein said at least one clipping circuit is operable to apply said clipping such that signals applied to positive and negative sides of said said power amplifier (PA) are not differential.

Assignments (5)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
RELEASE OF SECURITY INTEREST Recorded Jun 23, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; EXAR CORPORATION; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 056656/0204 →
SUCCESSION OF AGENCY (REEL 042453 / FRAME 0001) Recorded Jul 1, 2020
From: JPMORGAN CHASE BANK, N.A.
To: MUFG UNION BANK, N.A.
Reel/Frame 053115/0842 →
SECURITY AGREEMENT Recorded May 12, 2017
From: MAXLINEAR, INC.; ENTROPIC COMMUNICATIONS, LLC (F/K/A ENTROPIC COMMUNICATIONS, INC.); EXAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042453/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2017
From: BHATIA, RAHUL; GALLAGHER, TIMOTHY; PULLELA, RAJA; RAMESH, SRIDHAR
To: MAXLINEAR, INC.
Reel/Frame 042214/0647 →
Continuity (2)
Provisional Application 61930553 · Jan 23, 2014
Related Publication 20150207461A1 · Jul 23, 2015