IP Library Granted Patent US 9,461,651
Granted Patent B2
US 9,461,651 · App. 14/607,789 · Granted Oct 4, 2016

Detection and compensation of dielectric resonator oscillator frequency drift

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,461,651
App. No.
14/607,789
Granted
Oct 4, 2016
Kind
B2
Abstract

Systems and methods are provided for detection and compensation of dielectric resonator oscillator frequency drift. DRO frequency drift detection and compensation may be applied in a system (e.g., outdoor unit) during handling of received signals. The DRO frequency drift detection and compensation may comprise, for each input signal, obtaining DRO frequency drift related information, related to the input signal; determining, based on the obtained DRO frequency drift related information, one or more adjustments applicable to processing of the input signal and/or the generation of the output signal using the at least portion of the input signal; and applying the one or more adjustments. The DRO frequency drift detection and compensation may be applied continually, occasionally, and/or periodically.

Claims (44)

1. A system comprising:

one or more circuits for use in handling received signals, said one or more circuits being operable to:

receive an input signal;

process said input signal;

generate an output signal comprising at least a portion of said input signal and one or more other portions from one or more other input signals; and

apply dielectric resonator oscillator (DRO) frequency drift detection and compensation, wherein said DRO frequency drift detection and compensation comprises:

determining DRO frequency drift for said input signal by:

detecting one or more channels in said input signal;

determining frequency offset for each channel of said one or more detected channels; and

determining said DRO frequency drift based on combining frequency offsets of said one or more detected channels;

determining, based on said obtained DRO frequency drift, one or more adjustments applicable to-said generation of said output signal using said at least portion of said input signal; and

apply said one or more adjustments.

2. The system of claim 1 , wherein said one or more circuits are operable to determine said DRO frequency drift based on analysis of an intermediate signal generated during said processing of said input signal.

3. The system of claim 2 , wherein said one or more circuits are operable to process said intermediate signal to make it suitable for said analysis.

4. The system of claim 3 , wherein said processing of said intermediate signal comprises applying signal spectrum estimation and conversion to frequency domain.

5. The system of claim 2 , wherein said one or more circuits are operable to, during said analysis, determine for each detected channel, an upper edge frequency and a lower edge frequency.

6. The system of claim 5 , wherein said one or more adjustments comprise at least one adjustment relating to optimizing capturing at least one of said one or more detected channels, for inclusion in said output signal.

7. The system of claim 5 , wherein said one or more circuits are operable to determine, during said analysis, a center frequency for each detected channel, based on said upper edge frequency and said lower edge frequency.

8. The system of claim 7 , wherein said one or more circuits are operable to determine, during said analysis, a frequency offset for each detected channel, based on said determined center frequency.

9. The system of claim 8 , wherein said one or more circuits are operable to determine, during said analysis, an overall frequency offset for said input signal based on determined frequency offsets for all detected channels.

10. The system of claim 1 , wherein said one or more circuits are operable to apply said DRO frequency drift detection and compensation continually, occasionally, and/or periodically.

11. The system of claim 1 , wherein said one or more circuits are operable to synchronize applying of said one or more adjustments to different circuits used during one or more of said receiving of said input signal, said processing of said input signal, and said receiving of said output signal.

12. A method for handling reception of one or more signals in an electronic system, the method comprising:

receiving an input signal;

processing said input signal;

generating an output signal comprising at least a portion of said input signal and one or more other portions from one or more other input signals; and

applying dielectric resonator oscillator (DRO) frequency drift detection and compensation, wherein said DRO frequency drift detection and compensation comprises:

determining DRO frequency drift for said input signal by:

detecting one or more channels in said input signal;

determining frequency offset for each channel of said one or more detected channels; and

determining said DRO frequency drift based on combining frequency offsets of said one or more detected channels;

determining, based on said obtained DRO frequency drift, one or more adjustments applicable to said generation of said output signal using said at least portion of said input signal; and

applying said one or more adjustments.

13. The method of claim 12 , comprising determining said DRO frequency drift based on analysis of an intermediate signal generated during said processing of said input signal.

14. The method of claim 13 , comprising processing said intermediate signal to make it suitable for said analysis.

15. The method of claim 14 , comprising applying, during said processing of said intermediate signal, signal spectrum estimation and conversion to frequency domain.

16. The method of claim 13 , comprising, during said analysis,

determining for each detected channel, an upper edge frequency and a lower edge frequency.

17. The method of claim 16 , wherein said one or more adjustments comprise at least one adjustment relating to optimizing capturing at least one of said one or more detected channels, for inclusion in said output signal.

18. The method of claim 16 , comprising determining, during said analysis, a center frequency for each detected channel, based on said upper edge frequency and said lower edge frequency.

19. The method of claim 18 , comprising determining, during said analysis, a frequency offset for each detected channel, based on said determined center frequency.

20. The method of claim 19 , comprising determining, during said analysis, an overall frequency offset for said input signal based on determined frequency offsets for all detected channels.

21. The method of claim 12 , comprising applying said DRO frequency drift detection and compensation continually, occasionally, and/or periodically.

22. The method of claim 12 , comprising synchronizing applying said one or more adjustments to one or more of said receiving of said input signal, said processing of said input signal, and said receiving of said output signal.

Assignments (5)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
RELEASE OF SECURITY INTEREST Recorded Jun 23, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; EXAR CORPORATION; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 056656/0204 →
SUCCESSION OF AGENCY (REEL 042453 / FRAME 0001) Recorded Jul 1, 2020
From: JPMORGAN CHASE BANK, N.A.
To: MUFG UNION BANK, N.A.
Reel/Frame 053115/0842 →
SECURITY AGREEMENT Recorded May 12, 2017
From: MAXLINEAR, INC.; ENTROPIC COMMUNICATIONS, LLC (F/K/A ENTROPIC COMMUNICATIONS, INC.); EXAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042453/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2015
From: RAMESH, SRIDHAR; ANANTHARAMAN, SUBRAMANIAN; MALLER, HARISH
To: MAXLINEAR, INC.
Reel/Frame 034834/0174 →