IP Library Granted Patent US 9,379,671
Granted Patent B2
US 9,379,671 · App. 14/608,898 · Granted Jun 28, 2016

Parallel correction amplifier

Inventor: Gerard Wimpenny (Cambourne, GB)
Assignee: SnapTrack, Inc.
H03F1/0233H03F1/0227H03F3/19H03F3/211H03F2200/451H03F2200/504H03F2203/21193
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,379,671
App. No.
14/608,898
Granted
Jun 28, 2016
Kind
B2
Abstract

A power supply stage and a method of controlling the same comprising: a means for generating an intermediate supply signal in dependence on a reference signal representing a desired power supply; and a plurality of adjusting means, each adapted to generate an adjusted supply signal tracking the reference signal, in dependence on the generated intermediate supply signal and the reference signal.

Claims (21)

1. A power supply stage comprising:

a stage configured to generate an intermediate supply signal in dependence on a reference signal representing a desired power supply;

a plurality of correction amplifiers, each adapted to generate a respective corrected signal tracking the reference signal, and wherein the corrected signal is based on a feedback signal;

at least a first combiner adapted to combine each of the respective corrected with the intermediate supply signal to generate a plurality of adjusted signals, wherein each of the adjusted signals provides power to a respective power amplifier; and

at least a second combiner adapted to combine the plurality of adjusted signals to generate the feedback signal.

2. The power supply stage according to claim 1 , wherein at least the first combiner comprises a current combiner.

3. The power supply stage according to claim 1 , wherein the respective power amplifier is a radio frequency amplifier.

4. The power supply stage according to claim 1 , wherein the stage configured to generate the intermediate supply signal is adapted to select one of a plurality of power supply voltages in dependence on the reference signal.

5. The power supply stage according to claim 1 , wherein each of the correction amplifiers receives an input a signal representing a difference between the reference signal and the sum of the adjusted signals.

6. The power supply stage according to claim 1 , wherein at least the first combiner comprises a transformer.

7. The power supply stage according to claim 6 , wherein each of the corrected signals is connected to a tap of a respective primary winding of each transformer, and the intermediate supply signal is connected to a tap of a secondary winding of each transformer and each of the plurality of adjusted signals are formed on another tap of the secondary winding of each transformer.

8. The power supply stage according to claim 6 , wherein the combiner comprises a connection between taps of transformers on which the adjusted signals are formed.

9. The power supply stage according to claim 1 , wherein the intermediate supply signal is a voltage supply signal.

10. A method of generating an output supply signal comprising:

generating an intermediate supply signal in dependence on a reference signal representing a desired power supply;

generating a plurality of corrected signals tracking the reference signal, and wherein each of the corrected signals is based on a feedback signal;

combining each of the respective corrected signal with the intermediate supply signal to generate a plurality of adjusted signals, wherein each of the plurality of adjusted signal is input to a respective power amplifier; and

combining the plurality of adjusted signals to generate the feedback signal.

11. The method of claim 10 , wherein the power amplifiers are parallel connected amplifiers.

12. The method of claim 10 , wherein the step of generating the intermediate supply signal comprises selecting one of a plurality of power supply voltages in dependence on the reference signal.

13. The method of claim 10 , wherein the corrected signals represent an error between the reference signal and the sum of the adjusted signals.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2015
From: NUJIRA LIMITED
To: SNAPTRACK, INC.
Reel/Frame 036001/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2015
From: WIMPENNY, GERARD
To: NUJIRA LIMITED
Reel/Frame 035274/0382 →
Priority Claims (1)
GB 0920869.5 · Nov 27, 2009 · national
Continuity (2)
Continuation 13512290
Related Publication 20150137893A1 · May 21, 2015