IP Library Patent Application 14622092
Patent Application
App. No. 14/622,092

CIRCUIT BOARD INCLUDING ALIGNED NANOSTRUCTURES

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/622,092
Abstract

Circuit boards having a polymer substrate, a first electrode and a second electrode disposed on a surface of the polymer substrate, and at least one nanostructure electrically connected to the first and second electrodes are generally disclosed.

Claims (12)

1 . A circuit board comprising:

a polymer substrate;

a first electrode and a second electrode disposed at least partially within the polymer substrate; and

at least one nanostructure electrically connected to the first electrode and the second electrode, wherein the at least one nanostructure is configured to adhere to charged surfaces, and wherein the at least one nanostructure is aligned in a longitudinal direction extending between the first electrode and the second electrode.

2 . The circuit board of claim 1 , wherein the substrate is a flexible substrate.

3 . The circuit board of claim 1 , wherein the nanostructure is configured to have electrical conductivity which changes in response to an ambient condition.

4 . The circuit board of claim 1 , wherein the nanostructure comprises a metal oxide.

5 . The circuit board of claim 1 , wherein the nanostructure comprises a carbon nanotube.

6 . The circuit board of claim 1 , wherein a first number of the nanostructures having an angle of 45° or less with respect to the longitudinal direction is at least two times a second number of the nanostructures having an angle exceeding 45° with respect to the longitudinal direction.

7 . The circuit board of claim 1 , wherein the at least one nanostructure is at least partially disposed within the polymer substrate.

8 . The circuit board of claim 7 , wherein the charged surfaces comprises a polar molecular pattern.

9 . The circuit board of claim 1 , wherein at least one of the first electrode and the second electrode is a multi-layer electrode.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS, RECORDED ON JANUARY 29, 2019 AT REEL 048373 FRAME 0217 Recorded Sep 22, 2025
From: CRESTLINE DIRECT FINANCE, L.P., AS COLLATERAL AGENT
To: EMPIRE TECHNOLOGY DEVELOPMENT LLC
Reel/Frame 072936/0464 →
RELEASE OF SECURITY INTEREST Recorded Jul 31, 2019
From: CRESTLINE DIRECT FINANCE, L.P.
To: EMPIRE TECHNOLOGY DEVELOPMENT LLC
Reel/Frame 049924/0794 →
SECURITY INTEREST Recorded Jan 29, 2019
From: EMPIRE TECHNOLOGY DEVELOPMENT LLC
To: CRESTLINE DIRECT FINANCE, L.P.
Reel/Frame 048373/0217 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2015
From: HONG, SEUNG HUN; MYUNG, SUNG; KANG, JU WAN
To: SNU R&DB FOUNDATION
Reel/Frame 035835/0665 →