IP Library Granted Patent US 9,379,716
Granted Patent B2
US 9,379,716 · App. 14/626,202 · Granted Jun 28, 2016

Electronic circuit, method of controlling electronic circuit, and electronic apparatus

Inventors: Takeshi Matsubara (Kanagawa, JP); Masahisa Tamura (Kanagawa, JP)
Assignee: Sony Corporation
H03L7/08G04F10/005
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,379,716
App. No.
14/626,202
Granted
Jun 28, 2016
Kind
B2
Abstract

An electronic circuit includes a plurality of delay elements configured to delay a clock signal by a delay time and to supply the delayed clock signal as a delay signal, the delay time being shorter with a higher power source voltage; a delay time acquisition unit configured to acquire the delay time based on a value of the delay signal; and a voltage controller configured to perform a voltage control process in which the power source voltage is controlled to be high in a case where the acquired delay time is longer than a predetermined desired value and the power source voltage is controlled to be low in a case where the acquired delay time is shorter than the predetermined desired value.

Claims (31)

1. An electronic circuit, comprising:

a plurality of delay elements configured to delay a clock signal by a delay time and to supply the delayed clock signal as a delay signal, the delay time being shorter with a higher power source voltage;

a delay time acquisition unit configured to acquire the delay time based on a value of the delay signal; and

a voltage controller configured to perform a voltage control process in which the power source voltage is controlled to be high in a case where the acquired delay time is longer than a predetermined desired value and the power source voltage is controlled to be low in a case where the acquired delay time is shorter than the predetermined desired value.

2. The electronic circuit according to claim 1 , wherein

the voltage controller is configured to perform the voltage control process when the power source voltage is supplied to the plurality of delay elements.

3. The electronic circuit according to claim 1 , further comprising

a temperature measurement unit configured to measure a temperature in the electronic circuit, the voltage controller being configured to perform the voltage control process in a case where the measured temperature is out of a predetermined range.

4. The electronic circuit according to claim 1 , wherein

the voltage controller is configured to perform the voltage control process at every predetermined period.

5. The electronic circuit according to claim 1 , further comprising:

a first power source circuit configured to supply a first voltage as the power source voltage; and

a second power source circuit configured to supply a second voltage that is different from the first voltage, the voltage controller being configured to control the second voltage based on a control amount of the power source voltage.

6. The electronic circuit according to claim 1 , further comprising:

a first power source circuit configured to supply a first voltage as the power source voltage;

a second power source circuit configured to supply a second voltage that is different from the first voltage; and

a power source management unit configured to control the second voltage based on a control amount of the power source voltage controlled by the voltage controller.

7. The electronic circuit according to claim 1 , wherein

the voltage controller is configured to search a plurality of voltages for such search target voltage that a difference between the delay time and the predetermined desired value is minimum, and to control the power source voltage to be the searched search target voltage.

8. The electronic circuit according to claim 7 , wherein

the voltage controller is configured to use a linear search algorithm to search for the search target voltage.

9. The electronic circuit according to claim 7 , wherein

the voltage controller is configured to use a binary search algorithm to search for the search target voltage.

10. A method of controlling an electronic circuit, comprising:

acquiring a delay time based on a value of a delay signal supplied from a plurality of delay elements configured to delay the clock signal by the delay time and to supply the delayed clock signal as the delay signal, the delay time being shorter with a higher power source voltage; and

performing a voltage control process in which the power source voltage is controlled to be high in a case where the acquired delay time is longer than a predetermined desired value and the power source voltage is controlled to be low in a case where the acquired delay time is shorter than the predetermined desired value.

11. An electronic apparatus, comprising:

a plurality of delay elements configured to delay a clock signal by a delay time and to supply the delayed clock signal as a delay signal, the delay time being shorter with a higher power source voltage;

a delay time acquisition unit configured to acquire the delay time based on a value of the delay signal;

a voltage controller configured to perform a voltage control process in which the power source voltage is controlled to be high in a case where the acquired delay time is longer than a predetermined desired value and the power source voltage is controlled to be low in a case where the acquired delay time is shorter than the predetermined desired value; and

a processing circuit configured to perform a predetermined process in synchronization with the clock signal.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE ZIP CODE FROM 246-0014 TO 243-0014 PREVIOUSLY RECORDED AT REEL: 039645 FRAME: 0019. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 13, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040894/0926 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 039645/0019 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 19, 2015
From: MATSUBARA, TAKESHI; TAMURA, MASAHISA
To: SONY CORPORATION
Reel/Frame 034985/0571 →
Priority Claims (1)
JP 2014-044472 · Mar 7, 2014 · national
Continuity (1)
Related Publication 20150256186A1 · Sep 10, 2015