IP Library Granted Patent US 9,697,327
Granted Patent B2
US 9,697,327 · App. 14/630,571 · Granted Jul 4, 2017

Dynamic genome reference generation for improved NGS accuracy and reproducibility

Inventors: Robert McMillen (La Jolla, CA); Michael Ruehle (La Jolla, CA); John Cooper Roddey (La Jolla, CA)
Assignee: Edico Genome Corporation
G06F19/22
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,697,327
App. No.
14/630,571
Granted
Jul 4, 2017
Kind
B2
Abstract

A “dynamic” reference is presented that utilizes population level information to improve reference-based alignment to detect novel, deleterious, or functional variants in clinical sequencing applications. An automatically updated database of known genetic variants is provided to a memory connected with an integrated circuit configured for genetic sequence data with the dynamic reference and reference variants.

Claims (11)

1. A system for executing a sequence analysis pipeline on genetic sequence data, the system comprising:

an electronic data source that provides digital signals representing a plurality of reads of genomic data, each of the plurality of reads of genomic data comprising a sequence of nucleotides;

a first memory storing one or more genetic reference sequences and an index of the one or more genetic reference sequences;

a second memory storing a database of reference variants; and

an integrated circuit formed of a set of hardwired digital logic circuits that are interconnected by a plurality of physical electrical interconnects, one or more of the plurality of physical electrical interconnects comprising an input to the integrated circuit connected with the electronic data source for receiving the plurality of reads of genomic data, one or more of the plurality of physical electrical interconnects further comprising a memory interface for the integrated circuit to access the memory, the hardwired digital logic circuits being arranged as a set of processing engines, each processing engine being formed of a subset of the hardwired digital logic circuits to perform one or more steps in the sequence analysis pipeline on the plurality of reads of genomic data, each subset of the hardwired digital logic circuits being in a wired configuration to perform the one or more steps in the sequence analysis pipeline, the set of processing engines comprising:

a mapping module in the wired configuration to access, according to at least some of the sequence of nucleotides in a read of the plurality of reads, the index of the one or more genetic reference sequences from the memory via the memory interface to map the read to one or more segments of the one or more genetic reference sequences or reference variants based on the index, wherein the index of the one or more genetic reference sequences further comprises a hash table, and wherein the mapping module applies a hash function to the at least some of the sequence of nucleotides to access the hash table of the index; and

an alignment module in the wired configuration to access the one or more genetic reference sequences from the memory via the memory interface to align the read to one or more positions in the one or more segments of the one or more genetic reference sequences from the mapping module; and

one or more of the plurality of physical electrical interconnects comprising an output from the integrated circuit for communicating result data from the mapping module and/or the alignment module.

2. The system in accordance with claim 1 , wherein the integrated circuit further comprises a master controller to establish the wired configuration for each subset of the hardwired digital logic circuits to perform the one or more steps in the sequence analysis pipeline.

3. The system in accordance with claim 1 , wherein the integrated circuit comprises a field programmable gate array (FPGA) of the hardwired digital logic circuits.

4. The system in accordance with claim 1 , wherein the wired configuration is established upon manufacture of the integrated circuit and is non-volatile.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2015
From: VAN ROOYEN, PIETER; MCMILLEN, ROBERT; RUEHLE, MICHAEL; RODDEY, JOHN COOPER
To: EDICO GENOME CORPORATION
Reel/Frame 035560/0661 →
Continuity (2)
Provisional Application 61943870 · Feb 24, 2014
Related Publication 20150339437A1 · Nov 26, 2015