IP Library Granted Patent US 9,374,007
Granted Patent B2
US 9,374,007 · App. 14/643,824 · Granted Jun 21, 2016

DC/DC converter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,374,007
App. No.
14/643,824
Granted
Jun 21, 2016
Kind
B2
Abstract

Provided is a DC/DC converter that is capable of performing stable control without being affected by noise from an output voltage and without any malfunction and is capable of operating at a relatively constant frequency. The DC/DC converter includes an ON-timer circuit configured to input a control signal, which is synchronized with a signal input to a gate of an output transistor, and output an ON-time signal. The ON-timer circuit includes: a ripple generation circuit configured to generate and output a ripple component based on the control signal; an averaging circuit configured to output a signal obtained by averaging the ripple component; and a timer circuit configured to generate and output the ON-time signal based on the signal of the averaging circuit and the control signal.

Claims (23)

1. A DC/DC converter, comprising:

a first comparator configured to output a difference between a voltage obtained by adding a pseudo ripple component corresponding to an output voltage output from an output transistor and a voltage corresponding to the output voltage to each other, and a voltage obtained by adding the pseudo ripple component and a reference voltage to each other;

an ON-timer circuit configured to input a control signal, which is synchronized with a signal input to a gate of the output transistor, and output an ON-time signal;

a flip-flop circuit configured to input an ON-time signal of the ON-timer circuit and an output signal of the first comparator; and

a drive circuit configured to input an output signal of the flip-flop circuit to control the output transistor,

the ON-timer circuit comprising:

a ripple generation circuit configured to generate and output

a ripple component based on the control signal; an averaging circuit configured to output a signal obtained by averaging the ripple component; and

a timer circuit configured to generate and output the ON-time signal based on the signal of the averaging circuit and the control signal.

2. The DC/DC converter according to claim 1 , wherein the ripple generation circuit comprises:

a first current source;

a switch circuit including one terminal connected to the first current source, and configured to be controlled by the control signal;

a first capacitor connected to another terminal of the switch circuit; and

an impedance element connected to said another terminal of the switch circuit.

3. The DC/DC converter according to claim 2 , wherein the timer circuit comprises:

an inverter configured to input the control signal;

a transistor including a gate connected to an output terminal of the inverter;

a second capacitor connected to a drain of the transistor;

a second current source connected to the drain of the transistor;

a second comparator including a non-inverting input terminal connected to the drain of the transistor and an inverting input terminal connected to an output terminal of the averaging circuit.

4. The DC/DC converter according to claim 3 , wherein the first current source and the second current source are proportional to a power supply voltage.

5. The DC/DC converter according to claim 3 , wherein the second current source is proportional to a voltage value of the first current source.

6. The DC/DC converter according to claim 3 , wherein the voltage corresponding to the output voltage, which is input to the first comparator, comprises an output voltage of the averaging circuit.

Assignments (5)
CHANGE OF ADDRESS Recorded Jun 8, 2023
From: ABLIC INC.
To: ABLIC INC.
Reel/Frame 064021/0575 →
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2015
From: SHIINA, YOSHIOMI; UNO, MASAYUKI
To: SEIKO INSTRUMENTS INC.
Reel/Frame 036239/0111 →