IP Library Granted Patent US 9,698,064
Granted Patent B2
US 9,698,064 · App. 14/644,249 · Granted Jul 4, 2017

Semiconductor device having semiconductor chip mounted on lead frame

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,698,064
App. No.
14/644,249
Granted
Jul 4, 2017
Kind
B2
Abstract

A semiconductor device uses a lead frame, in which an outer lead is electrically connected to an inner lead suspension lead via an inner lead. An encapsulating resin covers the inner lead and part of the outer lead, and a plated film is formed on an outer lead cut surface so that a solder layer is easily formed on all surfaces of the outer lead extending from the encapsulating resin. The inner lead suspension lead includes a narrowed portion that is smaller in cross-sectional area than other portions of the inner lead suspension lead to suppress impact forces generated when the inner lead suspension lead is cut.

Claims (27)

1. A semiconductor device, comprising:

an encapsulating resin for covering a semiconductor chip mounted on an island of a lead frame;

an outer lead extending from a first side surface of the encapsulating resin;

an inner lead connected to the outer lead and covered by the encapsulating resin;

an inner lead suspension lead located closer than the inner lead to the semiconductor chip, connected to the inner lead, and extending from a second side surface of the encapsulating resin different from the first side surface;

an island suspension lead connected to the island and extending from the second side surface of the encapsulating resin; and

a plated film formed on all surfaces of the outer lead not covered by the encapsulating resin,

the inner lead suspension lead having a first narrowed portion that is smaller in cross-sectional area than other portions of the inner lead suspension lead, and the first narrowed portion overlapping with an outline of the encapsulating resin in plan view.

2. A semiconductor device according to claim 1 , wherein the inner lead suspension lead further comprises a second narrowed portion spaced from the first narrowed portion and covered by the encapsulating resin.

3. A semiconductor device according to claim 2 , wherein the first narrowed portion comprises a notched portion of the inner lead suspension lead.

4. A semiconductor device according to claim 2 , further comprising a through-hole formed between the first narrowed portion and the second narrowed portion.

5. A semiconductor device according to claim 1 , wherein the encapsulating resin has a plurality of side surfaces, and the outer lead and the inner lead suspension lead extend from different ones of the side surfaces.

6. A semiconductor device according to claim 1 ; wherein the outer lead is located at a height different from that of the inner lead suspension lead in a thickness direction of the semiconductor device.

7. A semiconductor device comprising:

a semiconductor chip mounted on an island of a lead frame;

outer leads disposed along and spaced from opposite sides of the island;

inner leads disposed on an inner side of and connected to respective outer leads and wire-bonded to the semiconductor chip;

inner lead suspension leads connected to respective inner leads;

an encapsulating resin covering the semiconductor chip, the island, the inner leads, the wires, part of the outer leads, and part of the inner lead suspension leads, wherein outer end portions of the outer leads extend from first side surfaces of the encapsulating resin and are not covered by the encapsulating resin, and outer end portions of the inner lead suspension leads extend from second side surfaces of the encapsulating resin different from the first side surfaces and are not covered by the encapsulating resin; and

a plated film formed on all surface portions of the outer leads not covered by the encapsulating resin,

wherein the inner lead suspension leads each have a narrowed portion located at a boundary between a portion of the inner lead suspension lead that is covered by the encapsulating resin and a portion of the inner lead suspension lead that is not covered by the encapsulating resin.

8. A semiconductor device according to claim 7 ; wherein the narrowed portions have a smaller cross-sectional area than other portions of the inner lead suspension leads.

9. A semiconductor device according to claim 7 ; wherein the inner lead suspension leads have two spaced apart narrowed portions one of which is completely covered by the encapsulating resin.

10. A semiconductor device according to claim 9 ; wherein one of the narrowed portions comprises a notched portion of the inner lead suspension leads.

11. A semiconductor device according to claim 9 ; wherein the inner lead suspension leads have through-holes located between the two narrowed portions.

12. A semiconductor device according to claim 7 ; further comprising island suspension leads connected to the island and extending from the second side surfaces of the encapsulating resin.

13. A semiconductor device according to claim 7 ; wherein the outer leads are located at a height different from that of the inner lead suspension leads in a thickness direction of the semiconductor device.

Assignments (4)
CHANGE OF ADDRESS Recorded Jun 8, 2023
From: ABLIC INC.
To: ABLIC INC.
Reel/Frame 064021/0575 →
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2016
From: SEIKO INSTRUMENTS INC.
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 038058/0892 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2015
From: TAGUCHI, YASUHIRO
To: SEIKO INSTRUMENTS INC.
Reel/Frame 035241/0248 →