IP Library Granted Patent US 9,325,450
Granted Patent B2
US 9,325,450 · App. 14/667,147 · Granted Apr 26, 2016

Method and system for processing digital data, corresponding apparatus and computer program product

Inventors: Lorenzo Guerrieri (Aosta, IT); Paola Bisaglia (Padua, IT); Maurizio Martina (Turin, IT); Guido Masera (Turin, IT)
Assignee: STMicroelectronics S.r.l.
H04L1/0054H03M13/3927H03M13/6502H03M13/6586H04L1/0058H04L1/0059
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,325,450
App. No.
14/667,147
Granted
Apr 26, 2016
Kind
B2
Abstract

Digital data signals such as, e.g., turbo-encoded data signals subject to decoding, are processed by producing a plurality of families of metrics for these signals while allowing one or more of these metrics to wrap through a respective independent wrapping operation. A decoder, e.g., a decoder for turbo-encoded digital signals computes differences of metrics selected out of the plurality of families of metrics by excluding differences of metrics derived through independent wrapping operations (e.g., wrapping metrics from different families) and generates signals representative of order relationships of combinations of corresponding unwrapped metrics as a function of said differences.

Claims (269)

1. A method, comprising:

automatically producing from digital data signals a plurality of families of metrics, at least one family of the plurality of families allowing metric wrapping;

automatically computing a set of differences of metrics selected out of said plurality of families of metrics, the set of differences excluding differences between wrapping metrics of different families of the plurality of families of metrics;

automatically generating signals representative of order relationships of combinations of corresponding unwrapped metrics based on said set of differences; and

automatically decoding encoded data in the digital data signals based on the generated signals representative of order relationships.

2. The method of claim 1 wherein with α I , α II , . . . , α N being said families of metrics, α I ={α k I I , k I εK I }, α II ={α k II II , k II εK II }, . . . , α N ={α k N N , k N εK N }, K I , K II , . . . , K N a set of indices with |α k n n −α h n n |<D α n /2∀k n , h n εK n , ∀n=I, II, . . . N, and D α n a family wrapping modulo, the method comprises:

allowing at least one metric in said families of metrics α I , α II , . . . , α N to wrap in a respective family wrapping interval, and

checking as a function of differences including wrapped metrics

n

=

I

N

[

α

k

n

,

wrap

n

-

α

h

n

,

wrap

n

]

D

α

n

>

0

 if an order relationship

n

=

I

N

α

k

n

n

>

n

=

I

N

α

h

n

n

 exists between corresponding unwrapped metrics.

3. The method of claim 1 wherein said digital data signals are arranged in data blocks, each data block including a sequence of bit signals and being encoded with a convolutional code, the method comprising, for a data block:

producing for the data block a plurality of families of metrics, at least one family of the plurality of families allowing metric wrapping;

computing for the block a set of differences of metrics selected out of said plurality of families of metrics, the set of differences of metrics for the block excluding differences between wrapping metrics of different families of the plurality of families of metrics for the block;

computing extrinsic information for the block as a function of said set of differences of said metrics for the block; and

decoding the block based on said extrinsic information for the block.

4. The method of claim 3 wherein said data blocks are encoded with a turbo code.

5. The method of claim 3 wherein computing extrinsic information for the block includes selecting dot triplets as a function of said set of differences of said metrics for the block and computing extrinsic information from said dot triplets.

6. The method of claim 3 wherein computing extrinsic information for the block includes combining a set of extrinsic log-likelihood constituents.

7. The method of claim 3 including producing metrics selected out of:

present metrics;

branch metrics;

past metrics;

forward metrics;

future metrics;

backward metrics;

a posteriori metrics; and

extrinsic metrics.

8. A device, comprising:

an input configured to receive digital data signals;

digital signal processing circuitry configured to:

produce from digital data signals a plurality of families of metrics, at least one family of the plurality of families allowing metric wrapping;

compute a set of differences of metrics selected out of said plurality of families of metrics, the set of differences excluding differences between wrapping metrics of different families of the plurality of families of metrics;

generate signals representative of order relationships of combinations of corresponding unwrapped metrics based on said set of differences; and

decode the digital data signals based on the generated signals representative of order relationships.

9. The device of claim 8 wherein, with α I , α II , . . . , α N being said families of metrics, α I ={α k I I , k I εK I }, α II ={α k II II , k II εK II }, . . . , α N ={α k N N , k N εK N }, K I , K II , . . . , K N a set of indices with |α k n n −α h n n |<D α n /2∀k n , h n εK n , ∀n=I, II, . . . N, and D α n a family wrapping modulo, the digital signal processing circuitry is configured to:

allow at least one metric in said families of metrics α I , α II , . . . , α N to wrap in a respective family wrapping interval, and

check as a function of differences including wrapped metrics

n

=

I

N

[

α

k

n

,

wrap

n

-

α

h

n

,

wrap

n

]

D

α

n

>

0

 if an order relationship

n

=

I

N

α

k

n

n

>

n

=

I

N

α

h

n

n

 exists between corresponding unwrapped metrics.

10. The device of claim 8 wherein said digital data signals are arranged in data blocks, each data block including a sequence of bit signals and being encoded with a convolutional code, and the digital signal processing circuitry is configured to process a data block by:

producing for the data block a plurality of families of metrics, at least one family of the plurality of families allowing metric wrapping;

computing for the block a set of differences of metrics selected out of said plurality of families of metrics, the set of differences of metrics for the block excluding differences between wrapping metrics of different families of the plurality of families of metrics for the block;

computing extrinsic information for the block as a function of said set of differences of said metrics for the block; and

decoding the block based on said extrinsic information for the block.

11. The device of claim 10 wherein said data blocks are encoded with a turbo code.

12. The device of claim 10 wherein the digital signal processing circuitry is configured to select dot triplets as a function of said set of differences of said metrics for the block and compute extrinsic information from said dot triplets.

13. The device of claim 10 wherein the digital signal processing circuitry is configured to combine a set of extrinsic log-likelihood constituents.

14. The device of claim 8 wherein the digital signal processing circuitry comprises:

a plurality of selectors configured to select metrics out of said plurality of families of metrics; and

computation circuitry configured to generate extrinsic information based on the metrics selected by the plurality of selectors.

15. A system, comprising:

a plurality of selectors configured to:

select metrics out of a plurality of families of metrics produced from digital data signals, at least one family of the plurality of families of metrics allowing metric wrapping; and

compute a set of differences of metrics selected out of said plurality of families of metrics, the set of differences excluding differences between wrapping metrics of different families of the plurality of families of metrics;

circuitry configured to generate signals representative of order relationships of combinations of corresponding unwrapped metrics based on said set of differences; and

decoding circuitry configured to decode the digital data signals based on the generated signals representative of order relationships.

16. The system of claim 15 wherein, with α I , α II , . . . , α N being said families of metrics, α I ={α k I I , k I εK I }, α II ={α k II II , k II εK II }, . . . , α N ={α k N N , k N εK N }, K I , K II , . . . , K N a set of indices with |α k n n −α h n n |<D α n /2∀k n , h n εK n , ∀n=I, II, . . . N, and D α n a family wrapping modulo, at least one metric in said families of metrics α I , α II , . . . , α N allowed to wrap in a respective family wrapping interval, the circuitry configured to generate signals representative of order relationships is configured to:

check as a function of differences including wrapped metrics

n

=

I

N

[

α

k

n

,

wrap

n

-

α

h

n

,

wrap

n

]

D

α

n

>

0

 if an order relationship

n

=

I

N

α

k

n

n

>

n

=

I

N

α

h

n

n

 exists between corresponding unwrapped metrics.

17. The system of claim 15 wherein the plurality of selectors are configured to process metrics produced from blocks of data encoded with a convolutional code.

18. A non-transitory computer-readable medium having contents which configure a digital signal decoder to perform a method, the method comprising:

producing from digital data signals a plurality of families of metrics, at least one family of the plurality of families of metrics allowing metric wrapping;

computing a set of differences of metrics selected out of said plurality of families of metrics, the set of differences excluding differences between wrapping metrics of different families of the plurality of families of metrics;

generating signals representative of order relationships of combinations of corresponding unwrapped metrics based on said set of differences; and

decoding the digital data signals based on the generated signals representative of order relationships.

19. The medium of claim 18 wherein with α I , α II , . . . , α N being said families of metrics, α I ={α k I I , k I εK I }, α II ={α k II II , k II εK II }, . . . , α N ={α k N N , k N εK N }, K I , K II , . . . , K N a set of indices with |α k n n −α h n n |<D α n /2∀k n , h n εK n , ∀n=I, II, . . . N, and D α n a family wrapping modulo, the method comprises:

allowing at least one metric in said families of metrics α I , α II , . . . , α N to wrap in a respective family wrapping interval, and

checking as a function of differences including wrapped metrics

n

=

I

N

[

α

k

n

,

wrap

n

-

α

h

n

,

wrap

n

]

D

α

n

>

0

 if an order relationship

n

=

I

N

α

k

n

n

>

n

=

I

N

α

h

n

n

 exists between corresponding unwrapped metrics.

20. The medium of claim 18 wherein said digital data signals are arranged in data blocks, each data block including a sequence of bit signals and being encoded with a convolutional code, the method comprising, for a data block:

producing for the data block a plurality of families of metrics, at least one family of the plurality of families allowing metric wrapping;

computing for the block a set of differences of metrics selected out of said plurality of families of metrics, the set of differences of metrics for the block excluding differences between wrapping metrics of different families of the plurality of families of metrics for the block;

computing extrinsic information for the block as a function of said set of differences of said metrics for the block; and

decoding the block based on said extrinsic information for the block.

21. The medium of claim 20 wherein computing extrinsic information for the block includes selecting dot triplets as a function of said set of differences of said metrics for the block and computing extrinsic information from said dot triplets.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 1, 2022
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 061828/0243 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2015
From: GUERRIERI, LORENZO; BISAGLIA, PAOLA; MARTINA, MAURIZIO; MASERA, GUIDO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 036098/0857 →
Priority Claims (1)
IT TO2014A0402 · May 21, 2014 · national
Continuity (1)
Related Publication 20150341142A1 · Nov 26, 2015