IP Library Granted Patent US 9,660,136
Granted Patent B2
US 9,660,136 · App. 14/685,849 · Granted May 23, 2017

Nitride nanowires and method of producing such

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,660,136
App. No.
14/685,849
Granted
May 23, 2017
Kind
B2
Abstract

The present invention relates to the growing of nitride semiconductors, applicable for a multitude of semiconductor devices such as diodes, LEDs and transistors. According to the method of the invention nitride semiconductor nanowires are grown utilizing a CVD based selective area growth technique. A nitrogen source and a metal-organic source are present during the nanowire growth step and at least the nitrogen source flow rate is continuous during the nanowire growth step. The V/III-ratio utilized in the inventive method is significantly lower than the V/III-ratios commonly associated with the growth of nitride based semiconductor.

Claims (10)

1. A method of forming a light emitting diode (LED), comprising:

growing III-nitride based semiconductor nanowires by chemical vapor deposition (CVD) in a nanowire growth step, wherein a nitrogen source flow and a metal-organic source flow are present; and

forming at least one III-nitride pyramidal shell layer on the III-nitride based semiconductor nanowires by CVD in a shell growth step, wherein an entirety of outer sidewalls of the at least one III-nitride pyramidal shell layer is delimited by six (1101) planes, wherein the nitrogen source flow and the metal-organic source flow are present, wherein:

a molar V/III-ratio comprises a ratio of the nitrogen source flow rate and the metal-organic source flow rate;

the molar V/III-ratio during the shell growth step is higher than the molar VIII-ratio during the nanowire growth step; and

the at least one III-nitride pyramidal shell layer is located in an active region of the LED.

2. The method of claim 1 , further comprising forming a III-nitride pyramidal layer over the at least one III-nitride pyramidal shell layer.

3. The method of claim 1 , wherein the III-nitride based semiconductor nanowires are grown from a substrate through openings in a growth mask layer located over the substrate.

4. The method of claim 1 , wherein the nitrogen source flow and the metal-organic source flow are continuous during the nanowire growth step.

5. The method of claim 1 , wherein growing III-nitride based semiconductor nanowires by CVD in a nanowire growth step comprises growing GaN nanowires at a temperature of 900 to 1200° C.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2025
From: QUNANO AB
To: FOLDAL, NILS
Reel/Frame 073259/0214 →
ASSIGNMENT OF IP SECURITY AGREEMENT Recorded Dec 12, 2018
From: GLO AB
To: HERCULES CAPITAL, INC., AS ADMINISTRATIVE AGENT
Reel/Frame 049042/0527 →