IP Library Granted Patent US 9,729,047
Granted Patent B2
US 9,729,047 · App. 14/708,913 · Granted Aug 8, 2017

Printable pulsed voltage multiplier with adjustable pulse width and amplitude

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,729,047
App. No.
14/708,913
Granted
Aug 8, 2017
Kind
B2
Abstract

A voltage multiplier includes a supply voltage, at least two multiplier stages electrically connected together, each stage having a trigger voltage terminal, an input terminal, an output terminal, and a capacitor, and each stage connected to the supply voltage, an input stage electrically connected to a first of the at least two multiplier stages, and an output stage electrically connected to a final of the at least two multiplier stages.

Claims (62)

1. A voltage multiplier, comprising:

a supply voltage;

an input stage;

at least two multiplier stages electrically connected together, and a first of the at least two multiplier stages electrically connected to the input stage, each multiplier stage having a trigger voltage terminal, an input terminal, an output terminal, and a capacitor, and each multiplier stage connected to the supply voltage, wherein each stage comprises:

a first diode electrically connected between the supply voltage and a first terminal of the capacitor;

a second diode electrically connected between a second terminal of the capacitor and the input terminal of the stage; and

a thin film transistor electrically connected to the second terminal of the capacitor by a drain of the transistor, the trigger voltage terminal electrically connected to a gate of the thin film transistor; and

an output stage electrically connected to a final of the at least two multiplier stages.

2. The voltage multiplier of claim 1 , wherein the multiplier stages comprise inkjet printed components.

3. The voltage multiplier of claim 1 , wherein each stage comprises:

a first thin film transistor electrically connected between the supply voltage and a first terminal of the capacitor;

a diode electrically connected between a second terminal of the capacitor and an input terminal to the stage; and

a second thin film transistor electrically connected to the second terminal of the capacitor.

4. The voltage multiplier of claim 1 , wherein the input stage comprises:

a diode electrically connected between the supply voltage and a first terminal of the capacitor;

a second terminal of the capacitor electrically connected to ground; and

an output terminal of the input stage electrically connected at a point between the diode and the first terminal of the capacitor.

5. The voltage multiplier of claim 1 , wherein the output stage comprises:

an output resistor connected between an output terminal of the final stage and an output terminal of the multiplier; and

a transistor electrically connected to the resistor and the output terminal of the multiplier.

6. A method of manufacturing a voltage multiplier, comprising:

loading an inkjet print head with solution;

sending circuit schematics to drive electronics in communication with the print head;

printing an input stage for a voltage multiplier on a substrate;

printing a pre-determined number of multiplier stages on the substrate such that a first of the multiplier stages connect to the input stage and each multiplier stage connects to other multiplier stages; and

printing an output stage such that a final multiplier stage connects to the output stage.

7. A method of operating a voltage multiplier, comprising:

providing a supply voltage to a diode in a first multiplier stage, the diode electrically connected to the first terminal of a capacitor;

charging the capacitor to the supply voltage;

delivering a trigger signal to a transistor electrically connected to a second terminal of a capacitor, the trigger signal causing the transistor to turn off; and

delivering a voltage output from the first terminal of the capacitor that is higher than the supply voltage.

8. The method of claim 7 , further comprising delivering a second trigger signal to the transistor of an opposite polarity to the first trigger signal, causing the transistor to turn on and pull the voltage output to ground.

9. A voltage multiplier, comprising:

a supply voltage;

an input stage;

at least two multiplier stages electrically connected together, and a first of the at least two multiplier stages electrically connected to the input stage, each multiplier stage having a trigger voltage terminal, an input terminal, an output terminal, and a capacitor, and each multiplier stage connected to the supply voltage, wherein each stage comprises:

a first thin film transistor electrically connected between the supply voltage and a first terminal of a capacitor;

a second thin film transistor electrically connected to a second terminal of the capacitor and the trigger voltage by a gate of the second transistor; and

a resistor electrically coupled between the second terminal of the capacitor and the input terminal of the stage; and

an output stage electrically connected to a final of the at least two multiplier stages.

10. The voltage multiplier of claim 9 , wherein the input stage comprises:

a diode electrically connected between the supply voltage and a first terminal of the capacitor;

a second terminal of the capacitor electrically connected to ground; and

an output terminal of the input stage electrically connected at a point between the diode and the first terminal of the capacitor.

11. The voltage multiplier of claim 9 , wherein the output stage comprises:

an output resistor connected between an output terminal of the final stage and an output terminal of the multiplier; and

a transistor electrically connected to the resistor and the output terminal of the multiplier.

12. A voltage multiplier, comprising:

a supply voltage;

an input stage;

at least two multiplier stages electrically connected together, and a first of the at least two multiplier stages electrically connect to the input stage, each multiplier stage having a trigger voltage terminal, an input terminal, an output terminal, and a capacitor, and each multiplier stage connected to the supply voltage, wherein each stage comprises:

a first thin film transistor electrically connected between the supply voltage and a first terminal of the capacitor;

a diode electrically connected between a second terminal of the capacitor and an input terminal to the stage; and

a second thin film transistor electrically connected to the second terminal of the capacitor; and

an output stage electrically connected to a final of the at least two multiplier stages.

13. The voltage multiplier of claim 12 , wherein the input stage comprises:

a diode electrically connected between the supply voltage and a first terminal of the capacitor;

a second terminal of the capacitor electrically connected to ground; and

an output terminal of the input stage electrically connected at a point between the diode and the first terminal of the capacitor.

14. The voltage multiplier of claim 12 , wherein the output stage comprises:

an output resistor connected between an output terminal of the final stage and an output terminal of the multiplier; and

a transistor electrically connected to the resistor and the output terminal of the multiplier.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2025
From: XEROX CORPORATION
To: GENESEE VALLEY INNOVATIONS, LLC
Reel/Frame 073842/0479 →
SECOND LIEN NOTES PATENT SECURITY AGREEMENT Recorded Jul 2, 2025
From: XEROX CORPORATION
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 071785/0550 →
FIRST LIEN NOTES PATENT SECURITY AGREEMENT Recorded Apr 11, 2025
From: XEROX CORPORATION
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 070824/0001 →
SECURITY INTEREST Recorded Feb 13, 2024
From: XEROX CORPORATION
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 066741/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RF 064760/0389 Recorded Feb 13, 2024
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: XEROX CORPORATION
Reel/Frame 068261/0001 →
SECURITY INTEREST Recorded Nov 20, 2023
From: XEROX CORPORATION
To: JEFFERIES FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 065628/0019 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVAL OF US PATENTS 9356603, 10026651, 10626048 AND INCLUSION OF US PATENT 7167871 PREVIOUSLY RECORDED ON REEL 064038 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 28, 2023
From: PALO ALTO RESEARCH CENTER INCORPORATED
To: XEROX CORPORATION
Reel/Frame 064161/0001 →
SECURITY INTEREST Recorded Jun 22, 2023
From: XEROX CORPORATION
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 064760/0389 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2023
From: PALO ALTO RESEARCH CENTER INCORPORATED
To: XEROX CORPORATION
Reel/Frame 064038/0001 →