IP Library Granted Patent US 9,747,830
Granted Patent B2
US 9,747,830 · App. 14/726,904 · Granted Aug 29, 2017

Data transmission system including encoder and a clock recovery system for display device, data transmission method for display device and display device

Inventors: Akio Sugiyama (Kawasaki, JP); Takashi Nose (Kawasaki, JP); Yoshihiko Hori (Kawasaki, JP); Hirobumi Furihata (Kawasaki, JP)
Assignee: Renesas Electronics Corporation
G09G3/2018G06F13/00G09G5/008H04L25/49H04N7/01G09G3/2096G09G5/18G09G2310/027G09G2310/08G09G2320/064G09G2330/06G09G2360/127G09G2360/16G09G2370/00H04L25/4908
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,747,830
App. No.
14/726,904
Granted
Aug 29, 2017
Kind
B2
Abstract

A display device includes an encoder having at least one translation table, and encoding m (m is a natural number) bits of a data to n (n is a natural number and n>m) bits of a data on a basis of the at least one translation table; a clock recovery circuit configured to recover a clock from the data encoded by the encoder; a decoder configured to decode the n bits of the encoded data to the m bits of the data in accordance with the clock recovered by the clock recovery circuit; an output driver configured to output a voltage in accordance with the data decoded by the decoder; and a display element having a pixel applied with the voltage.

Claims (46)

1. A display device comprising:

an encoder having at least one translation table, and encoding m (m is a natural number) bits of a data to n (n is a natural number and n>m) bits of a data on a basis of the at least one translation table;

a clock recovery circuit configured to recover a clock from the data encoded by the encoder;

a decoder configured to decode the n bits of the encoded data to the m bits of the data in accordance with the clock recovered by the clock recovery circuit;

an output driver configured to output a voltage in accordance with the data decoded by the decoder; and

a display element having a pixel applied with the voltage,

wherein, in the at least one translation table, a larger an amplitude of the voltage of a bit pattern in 2 m pieces of bit patterns of the m bits of the data, a larger a data change index of the bit pattern which is assigned to the bit pattern in the 2 m pieces of bit patterns in 2 n piece of bit patterns of the n bits of the data,

wherein the at least one translation table is only one translation table for a normally first color mode or for a normally second color mode.

2. The display device according to claim 1 , further comprising:

a data generating circuit configured to convert the data inputted to the encoder in accordance with a first display mode signal.

3. The display device according to claim 2 , further comprising:

a data converter configured to convert the data outputted from the decoder in accordance with a second display mode signal.

4. The display device according to claim 1 , further comprising:

a data converter configured to convert the data outputted from the decoder in accordance with a display mode signal.

5. The display device according to claim 4 , further comprising:

a data generating circuit configured to convert the data inputted to the encoder in accordance with another display mode signal.

6. The display device according to claim 1 , wherein the encoder includes a first translation table for the normally first color mode as the at least one translation table, and in the first translation table, a larger a data value of the bit pattern in the 2 m pieces of bit patterns of the m bits of the data, a larger a data change index of the bit pattern which is assigned to the bit pattern in the 2 m pieces of bit patterns in the 2 n pieces of bit patterns of the n bits of the data.

7. The display device according to claim 1 , wherein the encoder includes a second translation table for the normally second color mode as the at least one translation table, and in the second translation table, a smaller a data value of the bit pattern in the 2 m pieces of bit patterns of the m bits of the data, a larger a data change index of the bit pattern which is assigned to the bit pattern hi the 2 m pieces of bit patterns in the 2 n pieces of bit patterns of the n bits of the data.

8. The display device according to claim 3 , further comprising:

a first register configured to store the first display mode signal; and

a second register configured to store the second display mode signal.

9. The display device according to claim 3 ; wherein the first and the second display mode signals comprise signals indicating the normally first color mode or the normally second color mode.

10. The display device according to claim 1 , further comprising:

a parallel-to-serial converter configured to subject the encoded data outputted from the encoder to a parallel-to-serial conversion; and

a serial-to-parallel converter configured to subject the data outputted from the parallel-to-serial converter to a serial-to-parallel conversion.

11. The display device according to claim 1 , wherein the encoder includes a first translation table for the normally first color mode as the at least one translation table, a larger a data value of the bit pattern in the 2 m pieces of bit patterns of the m bits of the data, a larger a data change index of the bit pattern which is assigned to the bit pattern in the 2 m pieces of bit patterns in the 2 n pieces of bit patterns of the n bits of the data.

12. The display device according to claim 1 , wherein the encoder includes a second translation table for the normally second color mode as the at least one translation table, and in the second translation table, a smaller a data value of the bit pattern in the 2 m pieces of bit patterns of the m bits of the data, a larger a data change index of the bit pattern which is assigned to the bit pattern in the 2 m pieces of bit patterns in the 2 n pieces of bit patterns of the n bits of the data.

13. The display device according to claim 5 , further comprising:

a first register configured to store the display mode signal; and

a second register configured to store the another display mode signal.

14. The display device according to claim 5 , wherein the display mode signal and the another display mode signal comprise signals indicating the normally first color mode or the normally second color mode.

15. The display device according to claim 3 , further comprising:

a parallel-to-serial converter configured to subject the encoded data outputted from the encoder to a parallel-to-serial conversion; and

a serial-to-parallel converter configured to subject the data outputted from the parallel-to-serial converter to a serial-to-parallel conversion.

16. The display device according to claim 2 , wherein the data generating circuit converts the data by either regularly converting or inversely converting the data.

17. The display device according to claim 1 , wherein the display element includes a plurality of pixels for receiving the voltage.

18. The display device according to claim 1 , wherein said voltage comprises a gray scale voltage.

19. The display device according to claim 1 , wherein the normally first color mode comprises a black mode, and the normally second color mode comprises a white mode.

20. A display device comprising:

a translation table configured to encode m (m is a natural number) bits of a data to n (n is a natural number and n>m) bits of a data;

a clock recovery circuit configured to recover a clock from the data encoded with the translation table;

a decoder configured to decode the n bits of the encoded data to the m bits of the data in accordance with the clock recovered by the clock recovery circuit;

an output driver configured to output a voltage in accordance with the data decoded by the decoder; and

a display element having a pixel applied with the voltage,

wherein, in the translation table, a value of an amplitude of the voltage of a bit pattern in 2 m pieces of bit patterns of the m bits of the data, is proportional to a value of a data change index of the bit pattern which is assigned to the bit pattern in the 2 m pieces of bit patterns in 2 n piece of bit patterns of the n bits of the data,

wherein the translation table is only one translation table for a normally first color mode or for a normally second color mode.

Assignments (1)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
Priority Claims (1)
JP 2011-073122 · Mar 29, 2011 · national
Continuity (2)
Continuation 13431859 · Mar 27, 2012
Related Publication 20150262522A1 · Sep 17, 2015