IP Library Granted Patent US 9,927,291
Granted Patent B2
US 9,927,291 · App. 14/727,918 · Granted Mar 27, 2018

Ambient luminosity level detection

Inventor: Pascal Mellot (Lans en Vercors, FR)
Assignee: STMicroelectronics (Grenoble 2) SAS
G01J1/4204G01J1/18G01J1/42G01J1/44G01J2001/4426H04N1/00917
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,927,291
App. No.
14/727,918
Granted
Mar 27, 2018
Kind
B2
Abstract

The following steps are performed in connection with a photodiode circuit: a) resetting the photodiode circuit; b) determining when a photodiode voltage changes in response to illumination to reach a threshold; and c) updating a counter in response to the determination in step b). The steps a) to c) are repeated until an end of a measurement period is reached. The value of the counter at the end of the measurement period is then output to indicate an intensity of the illumination.

Claims (54)

1. A circuit, comprising:

a photodiode circuit having a voltage node generating a voltage changing at a rate dependent on illumination;

a comparator having a first input coupled to the voltage node and a second input coupled to a reference node;

a counter circuit operating to increment in response to change of state of an output of the comparator and reset the photodiode circuit;

wherein a state of an output of the counter circuit at the end of a measurement period is indicative of an intensity of said illumination.

2. The circuit of claim 1 , wherein the photodiode circuit comprises a photodiode having a first terminal coupled to a first reference node and a second terminal at the voltage node.

3. The circuit of claim 1 , wherein the photodiode circuit comprises:

a photodiode having a first terminal coupled to the reference node and having a second terminal;

a transistor having a control terminal coupled to the second terminal and having a first conduction terminal at the voltage node.

4. The circuit of claim 1 , further comprising a switch coupled between the first input of the comparator and the output of the comparator, said switch actuated by the counter circuit during reset of the photodiode circuit.

5. The circuit of claim 1 , wherein a difference between a time for reset of the photodiode circuit and a time for change of state of the output of the comparator is a discharge time, and wherein the measurement period expires when a sum of a plurality of consecutive discharge times equals or exceeds a threshold period.

6. The circuit of claim 1 , wherein said measurement period is at least equal to a multiple of a half period of an A.C. mains power supply.

7. The circuit of claim 2 , wherein the photodiode circuit further comprises a reset switch coupled between the second terminal and a reset voltage node, said reset switch controlled by the counter circuit to reset the photodiode circuit.

8. The circuit of claim 3 , wherein the photodiode circuit further comprises a reset switch coupled between the second terminal and a reset voltage node, said reset switch controlled by the counter circuit to reset the photodiode circuit.

9. The circuit of claim 3 , wherein the photodiode circuit further comprises a current source coupled between a second reference node and the first conduction terminal.

10. The circuit of claim 3 , wherein the photodiode circuit further comprises a capacitor coupled between the first conduction terminal and the first input of the comparator.

11. The circuit of claim 3 , wherein a second conduction terminal of the transistor is coupled to the first reference node.

12. The circuit of claim 6 , wherein the A.C. mains power supply operates at a frequency selected from the group consisting of 50 Hz and 60 Hz.

13. The circuit of claim 1 , wherein the photodiode circuit comprises:

a photodiode having a first terminal coupled to the reference node and having a second terminal;

a transistor having a control terminal coupled to the second terminal and having a first conduction terminal at the voltage node.

14. A circuit, comprising:

a photodiode circuit having a voltage node generating a photodiode voltage changing at a rate dependent on illumination;

a comparator operating to compare the photodiode voltage to a reference voltage;

a counter circuit operating to change a count value by one and reset the photodiode circuit for each time an output of the comparator changes state due to a certain crossing of the changing photodiode voltage past the reference voltage;

wherein the count value of said counter circuit that is output at the end of a measurement period is indicative of an intensity of said illumination.

15. The circuit of claim 14 , wherein the photodiode circuit comprises a photodiode having a first terminal coupled to a first reference node and a second terminal at the voltage node.

16. The circuit of claim 14 , further comprising a switch coupled between an input of the comparator and the output of the comparator, said switch actuated by the counter circuit during reset of the photodiode circuit.

17. The circuit of claim 14 , wherein a difference between a time for reset of the photodiode circuit and a time for change of state of the output of the comparator is a discharge time, and wherein the measurement period expires when a sum of a plurality of consecutive discharge times equals or exceeds a threshold period.

18. The circuit of claim 14 , wherein said measurement period is at least equal to a multiple of a half period of an A.C. mains power supply.

19. The circuit of claim 15 , wherein the photodiode circuit further comprises a reset switch coupled between the second terminal and a reset voltage node, said reset switch controlled by the counter circuit to reset the photodiode circuit.

20. The circuit of claim 13 , wherein the photodiode circuit further comprises a reset switch coupled between the second terminal and a reset voltage node, said reset switch controlled by the counter circuit to reset the photodiode circuit.

21. The circuit of claim 13 , wherein the photodiode circuit further comprises a current source coupled between a second reference node and the first conduction terminal.

22. The circuit of claim 13 , wherein the photodiode circuit further comprises a capacitor coupled between the first conduction terminal and an input of the comparator.

23. The circuit of claim 13 , wherein a second conduction terminal of the transistor is coupled to the first reference node.

24. The circuit of claim 18 , wherein the A.C. mains power supply operates at a frequency selected from the group consisting of 50 Hz and 60 Hz.

25. A circuit, comprising:

a photodiode circuit having a voltage node generating a voltage changing at a rate dependent on illumination;

a comparator having a first input coupled to the voltage node and a second input coupled to a reference node;

a counter circuit operating to change a count value by one and cause a reset the photodiode circuit in response to each change of an output of the comparator from a first logic state to a second logic state;

wherein a state of an output of the counter circuit at the end of a measurement period is indicative of an intensity of said illumination.

26. The circuit of claim 25 , wherein the photodiode circuit comprises a photodiode having a first terminal coupled to a first reference node and a second terminal at the voltage node.

27. The circuit of claim 25 , wherein the photodiode circuit comprises:

a photodiode having a first terminal coupled to the reference node and having a second terminal;

a transistor having a control terminal coupled to the second terminal and having a first conduction terminal at the voltage node.

28. The circuit of claim 25 , further comprising a switch coupled between the first input of the comparator and the output of the comparator, said switch actuated by the counter circuit during reset of the photodiode circuit.

29. The circuit of claim 25 , wherein a difference between a time for reset of the photodiode circuit and a time for change of state of the output of the comparator is a discharge time, and wherein the measurement period expires when a sum of a plurality of consecutive discharge times equals or exceeds a threshold period.

30. The circuit of claim 25 , wherein said measurement period is at least equal to a multiple of a half period of an A.C. mains power supply.

31. The circuit of claim 26 , wherein the photodiode circuit further comprises a reset switch coupled between the second terminal and a reset voltage node, said reset switch controlled by the counter circuit to reset the photodiode circuit.

32. The circuit of claim 27 , wherein the photodiode circuit further comprises a reset switch coupled between the second terminal and a reset voltage node, said reset switch controlled by the counter circuit to reset the photodiode circuit.

33. The circuit of claim 27 , wherein the photodiode circuit further comprises a current source coupled between a second reference node and the first conduction terminal.

34. The circuit of claim 27 , wherein the photodiode circuit further comprises a capacitor coupled between the first conduction terminal and the first input of the comparator.

35. The circuit of claim 27 , wherein a second conduction terminal of the transistor is coupled to the first reference node.

36. The circuit of claim 30 , wherein the A.C. mains power supply operates at a frequency selected from the group consisting of 50 Hz and 60 Hz.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2022
From: STMICROELECTRONICS (GRENOBLE 2) SAS
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 060475/0759 →
Priority Claims (1)
FR 12 60168 · Oct 25, 2012 · national
Continuity (2)
Continuation 14050620 · Oct 10, 2013
Related Publication 20150268094A1 · Sep 24, 2015