IP Library Granted Patent US 9,548,201
Granted Patent B2
US 9,548,201 · App. 14/730,194 · Granted Jan 17, 2017

Self-aligned multiple spacer patterning schemes for advanced nanometer technology

Inventors: Ying Zhang (Santa Clara, CA); Uday Mitra (Cupertino, CA); Praburam Gopalraja (San Jose, CA); Srinivas D. Nemani (Sunnyvale, CA); Hua Chung (San Jose, CA)
Assignee: APPLIED MATERIALS, INC.
H01L21/0332H01L21/0337H01L21/31116H01L21/31144H01L21/76816
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,548,201
App. No.
14/730,194
Granted
Jan 17, 2017
Kind
B2
Abstract

The present disclosure provides forming nanostructures with precision dimension control and minimum lithographic related errors for features with dimension under 14 nanometers and beyond. A self-aligned multiple spacer patterning (SAMSP) process is provided herein and the process utilizes minimum lithographic exposure process, but rather multiple deposition/etching process to incrementally reduce feature sizes formed in the mask along the manufacturing process, until a desired extreme small dimension nanostructures are formed in a mask layer.

Claims (27)

1. An interconnection structure comprising:

a material layer disposed on a substrate;

a first patterned mask layer disposed on the material layer;

a second patterned mask layer disposed on the material layer leaning against sidewalls of the first patterned mask layer; and

a third patterned mask layer disposed on the material layer leaning against sidewalls of the second patterned mask layer, the first, second and third patterned mask layers formed on the material layer in combination defining a first group of opening having a dimension less than 20 nm, wherein the first patterned mask layer is fabricated from a material different from that of the second and the third patterned mask layers.

2. The interconnection structure of claim 1 , wherein a second group of openings are defined between the first patterned mask layer and the third patterned mask layer when the second patterned mask layer is removed from the substrate.

3. The interconnection structure of claim 2 , wherein the second group of openings has a dimension less than 14 nm.

4. The interconnection structure of claim 3 , further comprising:

a third group of openings formed in the material layer transferred from the second group of openings when the second patterned mask layer is removed from the substrate.

5. The interconnection structure of claim 4 , wherein the third group of openings has a dimension less than 14 nm.

6. The interconnection structure of claim 1 , wherein the first patterned mask layer is a polysilicon or amorphous silicon layer.

7. The interconnection structure of claim 1 , wherein the second patterned mask layer is silicon nitride and the third patterned mask layer is amorphous carbon.

8. A method for forming openings in a material layer, comprising:

forming a first patterned mask layer on a material layer disposed on a substrate;

forming a second patterned mask layer on the material layer leaning on sidewalls of the first patterned mask layer;

forming a third patterned mask layer on the material layer leaning on sidewalls of the second patterned mask layer; and

selectively removing the first patterned mask layer to define a first group of openings with a dimension less than 14 nm.

9. The method of claim 8 , wherein the first patterned mask layer is fabricated from a material different from that of the second patterned mask layer and the third patterned mask layer.

10. The method of claim 8 , wherein forming a third patterned mask layer further comprising:

forming a fourth patterned mask layer on the material layer leaning on sidewalls of the third patterned mask layer.

11. The method of claim 10 , further comprising:

removing the first and the third patterned mask layer from the substrate to define the first group of the openings.

12. The method of claim 11 , further comprising:

selectively etching the material layer using the first group of openings defined by the first and the third patterned mask layers as an etching mask to form a second group of openings in the material layer.

13. The method of claim 8 , further comprising:

selectively etching the material layer using the first group of openings defined by the first patterned mask layer as an etching mask to form a second group of openings in the material layer.

14. The method of claim 8 , wherein the first patterned mask layer is a polysilicon or amorphous silicon layer, and the second patterned mask layer is silicon nitride and the third patterned mask layer is amorphous carbon.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2015
From: ZHANG, YING; MITRA, UDAY; GOPALRAJA, PRABURAM; NEMANI, SRINIVAS D; CHUNG, HUA
To: APPLIED MATERIALS, INC.
Reel/Frame 036061/0612 →
Continuity (2)
Provisional Application 62015227 · Jun 20, 2014
Related Publication 20150371852A1 · Dec 24, 2015