IP Library Patent Application 14737774
Patent Application
App. No. 14/737,774

CLEAR ROUTE CACHE COMMANDS FOR NETWORK COMMUNICATIONS PLATFORMS

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/737,774
Abstract

Route table cache clear commands may be performed using a communications platform that communicates with a web service and/or terminal emulator. The communications platform may implement a command that clears the route tables for an IPv4 network or link. The communications platform may also implement a general command that clears the route tables for all IPv4 and IPv6 networks or links, or any subsets thereof. These commands may give an administrator greater flexibility in managing the impact of network or configuration changes on the behavior of the communications platform. When network changes occur, the administrator may use these commands to invoke re-discovery of network paths, potentially avoiding connection interruptions.

Claims (66)

1 . A method of clearing route table caches, comprising:

receiving, by a server comprising at least one processor, a command from an operator;

determining that the command is a clear cache command;

determining a subtype of the clear cache command;

setting up a clear cache execution event; and

executing the clear cache execution event, where the subtype is directed to one or more IPv4 route table caches.

2 . The method of claim 1 , where the subtype is directed to a specific IPv4 network.

3 . The method of claim 1 , where the subtype is directed to a specific IPv4 link.

4 . The method of claim 1 , where the subtype is directed to a general cache clear command.

5 . The method of claim 1 , the executing the clear cache execution event comprising:

cycling through a list of entries in the one or more IPv4 route table caches;

determining that one or more entries match a criteria of the clear cache command;

clearing the one or more entries;

determining that the clear cache execution event has ended; and

issuing a display message informing the operator that the route table caches have been cleared.

6 . The method of claim 5 , further comprising:

cycling sequentially through all of the one or more IPv4 route table caches when the subtype is a general cache clear command; and

clearing all of the one or more entries.

7 . The method of claim 6 , further comprising:

cycling sequentially through one or more IPv6 route table caches after the one or more IPv4 route table caches have been cleared; and

clearing all entries of the one or more IPv6 route table caches.

8 . A computer program product, comprising:

a non-transitory computer readable medium comprising:

code to receive a command from an operator;

code to determine that the command is a clear cache command;

code to determine a subtype of the clear cache command;

code to set up a clear cache execution event; and

code to execute the clear cache execution event, where the subtype is directed to one or more IPv4 route table caches.

9 . The computer program product of claim 8 , where the subtype is directed to a specific IPv4 network.

10 . The computer program product of claim 8 , where the subtype is directed to a specific IPv4 link.

11 . The computer program product of claim 8 , where the subtype is directed to a general cache clear command.

12 . The computer program product of claim 8 , where the code to execute the clear cache execution event further comprises:

code to cycle through a list of entries in the one or more IPv4 route table caches;

code to determine that one or more entries match a criteria of the clear cache command;

code to clear the one or more entries;

code to determine that the clear cache execution event has ended; and

code to issue a display message informing the operator that the route table caches have been cleared.

13 . The computer program product of claim 12 , further comprising:

code to cycle sequentially through all of the one or more IPv4 route table caches when the subtype is a general cache clear command; and

code to clear all of the one or more entries.

14 . The computer program product of claim 13 , further comprising:

code to cycle sequentially through one or more IPv6 route table caches after the one or more IPv4 route table caches have been cleared; and

code to clear all entries of the one or more IPv6 route table caches.

15 . An apparatus, comprising:

a memory for storing a database; and

a processor coupled to the memory, in which the processor is configured:

to receive a command from an operator;

to determine that the command is a clear cache command;

to determine a subtype of the clear cache command;

to set up a clear cache execution event; and

to execute the clear cache execution event, where the subtype is directed to one or more IPv4 route table caches.

16 . The apparatus of claim 15 , where the subtype is directed to a specific IPv4 network.

17 . The apparatus of claim 15 , where the subtype is directed to a specific IPv4 link.

18 . The apparatus of claim 15 , where the subtype is directed to a general cache clear command.

19 . The apparatus of claim 15 , where, when executing the clear cache execution event, the processor is further configured:

to cycle through a list of entries in the one or more IPv4 route table caches;

to determine that one or more entries match a criteria of the clear cache command;

to clear the one or more entries;

to determine that the clear cache execution event has ended; and

to issue a display message informing the operator that the route table caches have been cleared.

20 . The apparatus of claim 19 , where the processor is further configured:

to cycle sequentially through all of the one or more IPv4 route table caches when the subtype is a general cache clear command; and

to clear all of the one or more entries.

21 . The apparatus of claim 20 , where the processor is further configured:

to cycle sequentially through one or more IPv6 route table caches after the one or more IPv4 route table caches have been cleared; and

to clear all entries of the one or more IPv6 route table caches.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Oct 28, 2020
From: WELLS FARGO BANK, NATIONAL ASSOCIATION
To: UNISYS CORPORATION
Reel/Frame 054231/0496 →
PATENT SECURITY AGREEMENT Recorded Apr 27, 2017
From: UNISYS CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE
Reel/Frame 042354/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2015
From: DEISINGER, MARK V; SMITH, ALLYN D
To: UNISYS CORPORATION
Reel/Frame 036723/0759 →