IP Library Granted Patent US 9,263,644
Granted Patent B2
US 9,263,644 · App. 14/744,498 · Granted Feb 16, 2016

Semiconductor light-emitting device and method of forming electrode

Inventors: Tomohisa Sato (Osaka, JP); Jun Mori (Osaka, JP)
Assignee: SHARP KABUSHIKI KAISHA
H01L33/405H01L2933/0016
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,263,644
App. No.
14/744,498
Granted
Feb 16, 2016
Kind
B2
Abstract

A semiconductor light-emitting device having an electrode that can be manufactured by a simple method and is unlikely to deteriorate, and a method for forming the electrode are provided. The semiconductor light-emitting device according to the present invention has a semiconductor layered structure having a light-emitting layer that emits light by supplying electric power and an electrode formed on the semiconductor layered structure. The electrode has a reflection layer that reflects light exiting from the light-emitting layer, a barrier layer formed on the upper side and side surface of the reflection layer, and a pad layer formed only on the top surface of the barrier layer.

Claims (15)

1. A method for forming an electrode comprising:

a photolithography step of forming an overhang-shaped resist on a semiconductor layered structure having a light-emitting layer that emits light by supplying electric power;

a reflection layer forming step of forming a reflection layer on a surface on which the resist is formed;

a barrier layer forming step of forming a barrier layer posterior to the reflection layer forming step;

a pad layer forming step of forming a pad layer posterior to the barrier layer forming step; and

a lift-off step of removing the resist posterior to the pad layer forming step, wherein

a side surface coverage, that is a value obtained by dividing a side deposition rate by a deposition rate vertical to a substrate

is 15% or more at the start point of the barrier layer forming step and is 0% at an end point of the barrier layer forming step and in the pad layer forming step.

2. The method according to claim 1 , wherein

the reflection layer, the barrier layer and the pad layer are formed in the reflection layer forming step, the barrier layer forming step and the pad layer forming step, respectively, by continuous layer deposition.

3. The method according to claim 1 , wherein

the barrier layer at the end point of the barrier layer deposition step has a film thickness of 200 nm or more.

4. The method according to claim 1 , further comprising

an adhesion layer forming step of forming an adhesion layer that contacts with a top surface of the semiconductor layered structure, between the photolithography step and the reflection layer forming step, wherein

a film deposition rate of the adhesion layer in the adhesion layer forming step is more than 0 nm/sec and 0.05 nm/sec or less.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2018
From: SHARP KABUSHIKI KAISHA
To: XIAMEN SAN'AN OPTOELECTRONICS CO., LTD.
Reel/Frame 047331/0728 →
Priority Claims (2)
JP 2012-004669 · Jan 13, 2012 · national
JP 2012-202199 · Sep 14, 2012 · national
Continuity (2)
Division 13739944 · Jan 11, 2013
Related Publication 20150287887A1 · Oct 8, 2015