IP Library Granted Patent US 10,096,485
Granted Patent B2
US 10,096,485 · App. 14/747,261 · Granted Oct 9, 2018

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,096,485
App. No.
14/747,261
Granted
Oct 9, 2018
Kind
B2
Abstract

In one embodiment, a method of manufacturing a semiconductor device includes forming a plug in a first insulator, forming a first film on the first insulator and the plug, and forming an opening in the first film. The method further includes forming a second insulator in the opening to form an air gap in the opening, removing the first film after forming the second insulator, to expose the plug, and forming an interconnect on the exposed plug.

Claims (11)

1. A semiconductor device comprising:

a first insulator;

a plug provided in the first insulator;

a second insulator provided on the first insulator, the second insulator including an air gap, a lower face of the second insulator being lower than an upper face of the plug; and

an interconnect provided on the plug, the interconnect including a barrier layer that is in contact with the second insulator and extends along a vertical direction from an upper face of the first insulator to an upper face of the second insulator,

wherein an upper end of the air gap is lower than an upper face of the interconnect and the upper face of the second insulator, and a lower end of the air gap is higher than a lower face of the interconnect and the upper face of the first insulator.

2. The device of claim 1 , wherein the lower face of the second insulator is lower than the lower face of the interconnect.

3. The device of claim 1 , wherein the second insulator is in contact with the plug.

4. The device of claim 1 , wherein

the barrier layer includes a portion provided on the upper face of the plug, and

the interconnect includes a conductive material layer provided on the portion of the barrier layer.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043052/0218 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2015
From: FUKUMAKI, NAOMI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 035883/0573 →