IP Library Granted Patent US 9,397,088
Granted Patent B2
US 9,397,088 · App. 14/761,670 · Granted Jul 19, 2016

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,397,088
App. No.
14/761,670
Granted
Jul 19, 2016
Kind
B2
Abstract

In order to provide a semiconductor device having high ESD tolerance, a plurality of source wirings ( 22 ) are formed of metal films having the same shape and electrically connect a plurality of sources ( 12 ) to a ground voltage wiring ( 22 a ), respectively, a plurality of drain wirings ( 23 ) are formed of metal films having the same shape and electrically connect a plurality of drains ( 12 ) to an input voltage wiring ( 23 a ), respectively, and a plurality of gate wirings ( 21 ) are formed of metal films having the same shape and electrically connect a plurality of gates ( 11 ) to the ground voltage wiring ( 22 a ), respectively. Further, a back gate wiring ( 24 ) is formed of a metal film and electrically connects a back gate ( 14 ) to the ground voltage wiring ( 22 a ), and the back gate wiring ( 24 ) is separated from the source wiring ( 22 ) formed on the source ( 12 ).

Claims (13)

1. A semiconductor device, comprising:

an NMOS transistor for an ESD protection circuit, the NMOS transistor comprising:

a plurality of sources and a plurality of drains that are alternatively formed;

a plurality of even-numbered channels formed between the plurality of sources and the plurality of drains;

a plurality of gates formed above the plurality of even-numbered channels; and

a back gate formed close to a plurality of outermost sources among the plurality of sources;

a ground voltage wiring electrically connected to a ground voltage pad used for external connection;

an input voltage wiring electrically connected to an input voltage pad used for external connection;

a plurality of source wirings formed of metal films having the same shape, and electrically connecting the plurality of sources respectively to the ground voltage wiring;

a plurality of drain wirings formed of metal films having the same shape, and electrically connecting the plurality of drains respectively to the input voltage wiring;

a plurality of gate wirings formed of metal films, and electrically connecting the plurality of gates respectively to the ground voltage wiring; and

a back gate wiring formed of a metal film and is separated from the plurality of source wirings, and electrically connecting the back gate to the ground voltage wiring.

2. A semiconductor device according to claim 1 , wherein the plurality of gate wirings are formed of metal films having the same shape.

Assignments (4)
CHANGE OF ADDRESS Recorded Jun 8, 2023
From: ABLIC INC.
To: ABLIC INC.
Reel/Frame 064021/0575 →
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2016
From: SEIKO INSTRUMENTS INC.
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 038058/0892 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2015
From: SHIMAZAKI, KOICHI; HIROSE, YOSHITSUGU
To: SEIKO INSTRUMENTS INC.
Reel/Frame 036292/0124 →