IP Library Granted Patent US 9,653,396
Granted Patent B2
US 9,653,396 · App. 14/777,454 · Granted May 16, 2017

Semiconductor device and method of manufacturing the same

Inventors: Takuo Funaya (Tokyo, JP); Takayuki Igarashi (Tokyo, JP)
Assignee: Renesas Electronics Corporation
H01L23/5227H01L21/3205H01L22/32H01L24/06H01L24/49H01L27/06H01L27/0688H01L28/10H01L23/49575H01L23/528H01L23/5283H01L2224/04042H01L2224/05554H01L2224/32245H01L2224/45144H01L2224/45147H01L2224/48091H01L2224/48137H01L2224/48247H01L2224/48257H01L2224/48465H01L2224/49113H01L2224/49175H01L2224/73265H01L2924/00014H01L2924/12041H01L2924/1306H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,653,396
App. No.
14/777,454
Granted
May 16, 2017
Kind
B2
Abstract

A coil CL 1 is formed on a semiconductor substrate SB via a first insulation film, a second insulation film is formed so as to cover the first insulation film and the coil CL 1 , and a pad PD 1 is formed on the second insulation film. A laminated film LF having an opening OP 1 from which the pad PD 1 is partially exposed is formed on the second insulation film, and a coil CL 2 is formed on the laminated insulation film. The coil CL 2 is disposed above the coil CL 1 , and the coil CL 2 and the coil CL 1 are magnetically coupled to each other. The laminated film LF is composed of a silicon oxide film LF 1 , a silicon nitride film LF 2 thereon, and a resin film LF 3 thereon.

Claims (44)

1. A semiconductor device comprising:

a semiconductor substrate;

a first coil formed on the semiconductor substrate via a first insulation film;

a second insulation film formed on the semiconductor substrate so as to cover the first insulation film and the first coil;

a first pad formed on the second insulation film and disposed at a position not overlapped with the first coil in a planar view;

a laminated insulation film formed on the second insulation film, the laminated insulation film having a first opening from which the first pad is exposed;

a second coil formed on the laminated insulation film and disposed above the first coil; and

a first wiring formed on the laminated insulation film including an upper portion of the first pad exposed from the first opening, the first wiring being electrically connected to the first pad,

wherein the laminated insulation film includes a silicon oxide film, a silicon nitride film on the silicon oxide film, and a resin film on the silicon nitride film,

the first coil and the second coil are not connected by a conductor but magnetically coupled to each other, and

a part of the first pad is covered by the laminated insulation film.

2. The semiconductor device according to claim 1 ,

wherein the first wiring is formed in a same layer as the second coil,

the first wiring and the second coil are not connected to each other by a conductor, and

the first wiring is connected to a second pad formed on the laminated insulation film.

3. The semiconductor device according to claim 1 ,

wherein the first pad includes an electrically-conductive material containing aluminum as a main component.

4. The semiconductor device according to claim 1 ,

wherein the first pad comprises a pad used in a probe test.

5. The semiconductor device according to claim 1 ,

wherein a thickness of the silicon nitride film is 0.5 μm or thicker.

6. The semiconductor device according to claim 5 ,

wherein, between the first coil and the second coil, a thickness of the silicon oxide film is thicker than the thickness of the silicon nitride film.

7. The semiconductor device according to claim 1 ,

wherein a central portion of the first pad is not covered by the laminated insulation film, and an outer peripheral portion of the first pad is covered by the laminated insulation film,

the first opening of the laminated insulation film is formed by a second opening of the silicon oxide film, a third opening of the silicon nitride film, and a fourth opening of the resin film,

the third opening is included in the second opening in the planar view, and

an inner wall of the second opening of the silicon oxide film is covered by the silicon nitride film.

8. The semiconductor device according to claim 7 ,

wherein the third opening is included in the fourth opening in the planar view, and

an inner wall of the third opening of the silicon nitride film is not covered by the resin film.

9. The semiconductor device according to claim 8 ,

wherein a step portion of an upper surface of the silicon nitride film formed by the inner wall of the second opening of the silicon oxide film is covered by the resin film.

10. The semiconductor device according to claim 1 ,

wherein an inner wall of the third opening of the silicon nitride film is tapered, and

an inner wall of the fourth opening of the resin film is tapered.

11. The semiconductor device according to claim 1 ,

wherein the silicon oxide film comprises a HDP-CVD oxide film.

12. The semiconductor device according to claim 1 ,

wherein the resin film comprises a polyimide film.

13. The semiconductor device according to claim 1 ,

wherein the second coil is connected to a third pad formed on the laminated insulation film,

a protective insulation film is formed on the laminated insulation film so as to cover the first wiring and the second coil, and

the second pad and the third pad are exposed from the protective insulation film.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2015
From: FUNAYA, TAKUO; IGARASHI, TAKAYUKI
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 036583/0462 →
Continuity (1)
Related Publication 20160035672A1 · Feb 4, 2016