IP Library Granted Patent US 10,291,200
Granted Patent B2
US 10,291,200 · App. 14/790,220 · Granted May 14, 2019

Methods and devices for microelectromechanical resonators

Inventors: Vamsy Chodavarapu (Brossard, CA); George Xereas (Montreal, CA)
Assignee: The Royal Institution for the Advancement of Learning / McGill University
H03H9/1057B81B7/007B81C1/00182B81C1/00269B81C1/00301G01L9/0042G01L9/0073G01L9/12H03H3/0072H03H3/0073H03H9/0561H03H9/2405H03H9/2426H03H9/2431H03H9/2436B81B2203/0307H03H9/2452H03H9/2463H03H9/2473H03H9/2478H03H2009/2442
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,291,200
App. No.
14/790,220
Granted
May 14, 2019
Kind
B2
Abstract

MEMS based sensors, particularly capacitive sensors, potentially can address critical considerations for users including accuracy, repeatability, long-term stability, ease of calibration, resistance to chemical and physical contaminants, size, packaging, and cost effectiveness. Accordingly, it would be beneficial to exploit MEMS processes that allow for manufacturability and integration of resonator elements into cavities within the MEMS sensor that are at low pressure allowing high quality factor resonators and absolute pressure sensors to be implemented. Embodiments of the invention provide capacitive sensors and MEMS elements that can be implemented directly above silicon CMOS electronics.

Claims (28)

1. A MEMS device comprising:

a membrane formed within a device layer;

an upper cavity formed within a top layer, wherein the upper cavity includes a first island at a first predetermined location; and

a lower cavity formed within a handling layer, wherein the lower cavity includes a second island at a second predetermined location, and wherein the membrane is centrally anchored by the first and second islands.

2. The MEMS device according to claim 1 , wherein

the device layer, top layer, and handling layer are all separate silicon substrates that are bonded together.

3. The MEMS device according to claim 1 , wherein

the membrane forms part of at least one of a disk resonator, a square resonator, a breathing mode resonator, a multi-ring breathing mode resonator, a Lamé resonator, or a wine-glass mode resonator.

4. The MEMS device according to claim 1 , further comprising

at least one through silicon via within the top layer; and

electrode metallization upon the top layer on the opposite side to the upper cavity.

5. The MEMS device according to claim 1 , further comprising

a CMOS electronics wafer which is attached to the top layer on the opposite side to the upper cavity.

6. A method comprising:

forming a lower cavity within a handling layer such that the lower cavity includes a first island at a first predetermined location;

bonding a device layer to the handling layer;

processing the assembled device and handling layers in order to form a membrane within the device layer which is released from the device and handling layers;

forming an upper cavity within a top layer such that the upper cavity includes a second island at a second predetermined location; and

bonding the top layer to the assembled device and handling layers within a predetermined pressure environment in order to seal the membrane within a cavity formed by the upper cavity and the lower cavity and cause the membrane to be centrally anchored by the first and second islands.

7. The method according to claim 6 , wherein

the device layer, top layer, and handling layer are all separate silicon substrates.

8. The method according to claim 6 , wherein

the membrane forms part of at least one of a disk resonator, a square resonator, a breathing mode resonator, a multi-ring breathing mode resonator, a Lamé resonator, or a wine-glass mode resonator.

9. The method according to claim 6 , further comprising

forming at least one through silicon via within the top layer; and

forming electrode metallization upon the top layer on the opposite side to the upper cavity.

10. The method according to claim 6 , further comprising

attaching a CMOS electronics wafer to the top layer on the opposite side to the upper cavity.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE PREVIOUSLY RECORDED ON REEL 051822 FRAME 0535. ASSIGNOR(S) HEREBY CONFIRMS THE NUNC PRO TUNC ASSIGNMENT. Recorded Apr 2, 2020
From: THE ROYAL INSTITUTION FOR THE ADVANCEMENT OF LEARNING/MCGILL UNIVERSITY
To: NXTSENS MICROSYSTEMS INC.
Reel/Frame 052299/0887 →
NUNC PRO TUNC ASSIGNMENT Recorded Feb 14, 2020
From: THE ROYAL INSTITUTION FOR THE ADVANCEMENT OF LEARNING/MCGILL UNIVERSITY
To: NXTSENS MICROSYSTEMS INC.
Reel/Frame 051822/0535 →
NUNC PRO TUNC ASSIGNMENT Recorded Feb 14, 2020
From: NXTSENS MICROSYSTEMS INC.
To: STATHERA IP HOLDINGS INC.
Reel/Frame 051822/0788 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 23, 2015
From: CHODAVARAPU, VAMSY; XEREAS, GEORGE
To: THE ROYAL INSTITUTION FOR THE ADVANCEMENT OF LEARNING / MCGILL UNIVERSITY
Reel/Frame 037117/0382 →
Continuity (2)
Provisional Application 62020049 · Jul 2, 2014
Related Publication 20160006414A1 · Jan 7, 2016