IP Library Granted Patent US 9,458,010
Granted Patent B1
US 9,458,010 · App. 14/805,924 · Granted Oct 4, 2016

Systems and methods for anchoring components in MEMS semiconductor devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,458,010
App. No.
14/805,924
Granted
Oct 4, 2016
Kind
B1
Abstract

A method of making a semiconductor device forms anchors for one or more layers of material. The method includes depositing a first layer of material on a substrate, applying a mask over the first layer of material to mask nanoparticle-sized areas of the first material, removing portions of the first layer of material to form a first set of recesses around the nanoparticle-sized areas of the first material, depositing a second layer of material in the recesses and over the nanoparticle-sized areas so that a second set of recesses is formed in a top surface of the second layer of material, and forming a component of the semiconductor device over the second layer of material. Material of a bottom surface of the component is included in the second set of recesses.

Claims (29)

1. A method of making a semiconductor device, comprising:

depositing a first layer of material on a substrate;

applying a mask over the first layer of material to mask nanoparticle-sized areas of the first material;

removing portions of the first layer of material to form a first set of recesses around the nanoparticle-sized areas of the first material;

depositing a second layer of material in the recesses and over the nanoparticle-sized areas so that a second set of recesses is formed in a top surface of the second layer of material; and

forming a component of the semiconductor device over the second layer of material, wherein material of a bottom surface of the component is included in the second set of recesses.

2. The method of claim 1 , wherein

the mask is applied by depositing nanoclusters on a top surface of the first layer of material, the nanoclusters forming the nanoparticle-sized areas.

3. The method of claim 1 , further comprising:

removing the mask before depositing the second layer of material.

4. The method of claim 1 , wherein the removing portions of the first layer of material includes etching the first layer of material.

5. The method of claim 2 , wherein the second layer of material is deposited over the nanoclusters as well as in the recesses.

6. The method of claim 1 , wherein the semiconductor device is a micro-electrical mechanical sensor (MEMS).

7. The method of claim 6 , wherein the depositing the second layer of material includes conformally depositing the second layer of material, and at least a portion of the first layer of material is an anchor pad for a corresponding portion of the second layer of material.

8. The method of claim 6 , wherein at least a portion of the second layer of material is an anchor pad for the component.

9. The method of claim 2 , wherein

the nanoclusters are one of a group consisting of polysilicon, poly-germanium, and poly-silicon-germanium.

10. The method of claim 1 , wherein

the first layer of material is an oxide.

11. The method of claim 2 , wherein

the second layer of material is polysilicon.

12. A method of making a micro electrical-mechanical sensor (MEMS) device comprising:

depositing a first layer of material on a substrate;

forming a plurality of discontinuous nanoparticles on the first layer of material, wherein the nanoparticles form a mask on a top surface of the first layer;

etching a first set of recesses in areas of the top surface of the first layer that are devoid of the nanoparticles;

depositing a second layer of material over the nanoparticles and in the first set of recesses, a top surface of the second layer of material including a second set of recesses;

forming a component on the second layer of the material, wherein a bottom surface of the component fills at least some recesses of the second set of recesses.

13. The method of claim 12 , further comprising etching the first layer of material until at least some of the recesses in the first set of recesses undercut the nanoparticles.

14. The method of claim 13 , wherein depths of at least some of the first set of recesses range from 200 to 400 Angstroms.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 5, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041260/0850 →
MERGER Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040652/0241 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2015
From: MONTEZ, RUBEN B.; STEIMLE, ROBERT F.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 036154/0221 →