IP Library Granted Patent US 9,300,279
Granted Patent B2
US 9,300,279 · App. 14/808,503 · Granted Mar 29, 2016

Detecting and driving load using MOS transistor

Inventor: Sakae Nakajima (Kawasaki, JP)
Assignee: Renesas Electronics Corporation
H03K3/353G01R19/0084H01L27/0207H01L27/088H01L29/7815H01L29/7825H01L24/05H01L24/06H01L24/48H01L24/49H01L24/73H01L27/092H01L2224/04042H01L2224/05554H01L2224/06134H01L2224/48091H01L2224/48137H01L2224/48257H01L2224/48465H01L2224/49107H01L2224/49175H01L2224/73265H01L2924/00014H01L2924/13055
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,300,279
App. No.
14/808,503
Granted
Mar 29, 2016
Kind
B2
Abstract

A semiconductor high-side driver including; an input terminal; an output terminal to be coupled to a load element; an output MOS transistor having a drain coupled to a power supply terminal, a source coupled to the output terminal and a gate; a sense MOS transistor having a drain coupled to the power supply terminal, a gate coupled to the gate of the output MOS transistor and a source; a control circuit coupled to the input terminal and provides a control signal to the gate of the output MOS transistor; and a voltage detection circuit which includes: a threshold voltage generation circuit having a first terminal coupled to the power supply terminal and a second terminal which generates a voltage lower than a voltage of the power supply terminal by a threshold voltage; and a comparator.

Claims (32)

1. A semiconductor high-side driver comprising:

a power supply terminal;

an input terminal;

an output terminal to be coupled to a load element;

an output MOS transistor having a drain coupled to the power supply terminal, a source coupled to the output terminal and a gate;

a sense MOS transistor having a drain coupled to the power supply terminal, a gate coupled to the gate of the output MOS transistor and a source;

a control circuit coupled to the input terminal and provides a control signal to the gate of the output MOS transistor; and

a voltage detection circuit which includes:

a threshold voltage generation circuit having a first terminal coupled to the power supply terminal and a second terminal which generates a voltage lower than a voltage of the power supply terminal by a threshold voltage; and

a comparator having:

a first input coupled to the second terminal of the threshold voltage generation circuit;

a second input coupled to the source of the sense MOS transistor; and

an output for providing a detection signal, wherein the detection signal is of a high level when a voltage at the first input thereof is higher than a voltage at the second input thereof, and wherein the detection signal is of a low level when a voltage at the first input thereof is lower than a voltage at the second input thereof.

2. A semiconductor high-side driver according to claim 1 , further comprising:

a semiconductor substrate having:

a main surface where a first source electrode serving as the source of the output MOS transistor, a second source electrode serving as the source of the sense MOS transistor and an electrode coupled to the first terminal of threshold voltage generation circuit are formed, and

a back surface where a drain electrode serving as the drain of the output MOS transistor and the drain of the sense MOS transistor is formed.

3. A semiconductor high-side driver according to claim 2 ,

wherein the second source electrode is surrounded by the first source electrode in a plan view.

4. A semiconductor high-side driver according to claim 2 ,

wherein the first source electrode has an opening where the second source electrode is formed in the plan view.

5. A semiconductor high-side driver according to claim 2 ,

wherein the semiconductor substrate comprises:

a first semiconductor region of a first conductive type;

the drain electrode electrically connected with the first semiconductor region;

a second semiconductor region joined with the first semiconductor region and being of a second conductive type which is different from the first conductive type;

a first layer of the first conductive type, formed in the second semiconductor region and served as the source of the output MOS transistor;

a third semiconductor region of the second conductive type joined with the first semiconductor region;

a second layer of the first conductive type, formed in the third semiconductor region and served as the source of the sense MOS transistor;

a gate insulating film;

a gate electrode disposed to oppose to the first semiconductor region, the second semiconductor region and the third semiconductor region through the gate insulating film; and

the electrode electrically connected with the first semiconductor region.

Assignments (1)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
Priority Claims (2)
JP 2013-144380 · Jul 10, 2013 · national
JP 2014-074628 · Mar 31, 2014 · national
Continuity (2)
Continuation 14307674 · Jun 18, 2014
Related Publication 20150333742A1 · Nov 19, 2015