IP Library Granted Patent US 9,881,246
Granted Patent B2
US 9,881,246 · App. 14/811,230 · Granted Jan 30, 2018

Semiconductor device including a rectification circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,881,246
App. No.
14/811,230
Granted
Jan 30, 2018
Kind
B2
Abstract

In a semiconductor device that generates a power supply voltage from an RF carrier signal received by an antenna through the use of a rectification circuit, rectification circuits, each including a plurality of capacitors and a plurality of diodes, are connected in multistage. The rectification circuits includes limiter circuits that are turned on at a voltage larger than an on-voltage of the diodes, clamp cathodes of the diodes at a first voltage. The limiter circuits and the diodes are connected in parallel between the capacitors connected to the antenna connection terminal and a node supplied reference potential VSS of the power supply voltage.

Claims (23)

1. A semiconductor device comprising:

an antenna that transmits and receives a wireless signal; and

a rectification circuit that includes a plurality of unit rectification circuits connected in a multistage and generates a power supply voltage from the wireless signal received by the antenna connected to the rectification circuit through an antenna connection terminal, each unit rectification circuit includes a plurality of capacitors and a plurality of diodes,

wherein:

the rectification circuit further includes a plurality of limiter circuits, the limiter circuits are turned on at a voltage larger than an on-voltage of first diodes of the rectification circuit and clamp cathodes of the first diodes at a first voltage, and the first voltage is smaller than a threshold voltage of a parasitic bipolar transistor that includes the first diodes of the rectification circuit; and

the limiter circuits and the first diodes are connected in parallel between one electrode of first capacitors of the rectification circuit and an output node outputting a reference potential of the power supply voltage, another electrode of the first capacitors is connected to the antenna connection terminal.

2. The semiconductor device according to claim 1 , wherein the limiter circuits are diode-connected MOS transistors connected between the one electrode of the first capacitors and the output node.

3. The semiconductor device according to claim 2 , further comprising:

a reception circuit that extracts a command from the wireless signal received by the antenna;

a processing circuit that performs a process corresponding to the extracted command;

a nonvolatile memory to be accessed by the processing circuit; and

a modulation circuit that generates a response signal based on result of a process corresponding to the command, wherein the reception circuit, the processing circuit, the nonvolatile memory, and the modulation circuit are driven by the power supply voltage generated by the rectification circuit.

4. The semiconductor device according to claim 2 , wherein the first diodes of the rectification circuit comprise schottky barrier diodes.

5. The semiconductor device according to claim 4 , further comprising:

a reception circuit that extracts a command from the wireless signal received by the antenna;

a processing circuit that performs a process corresponding to the extracted command;

a nonvolatile memory to be accessed by the processing circuit; and

a modulation circuit that generates a response signal based on a result of a process corresponding to the command, wherein the reception circuit, the processing circuit, the nonvolatile memory, and the modulation circuit are driven by the power supply voltage generated by the rectification circuit.

6. The semiconductor device according to claim 1 , further comprising:

a reception circuit that extracts a command from the wireless signal received by the antenna;

a processing circuit that performs a process corresponding to the extracted command;

a nonvolatile memory to be accessed by the processing circuit; and

a modulation circuit that generates a response signal based on a result of a process corresponding to the command, wherein the reception circuit, the processing circuit, the nonvolatile memory, and the modulation circuit are driven by the power supply voltage generated by the rectification circuit.

Assignments (4)
CHANGE OF NAME Recorded Jan 29, 2025
From: FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED
To: RAMXEED LIMITED
Reel/Frame 070054/0242 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2020
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED
Reel/Frame 053195/0249 →
CHANGE OF ADDRESS Recorded Sep 6, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 039919/0295 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2015
From: SUGATA, AKIHIKO; NOZOE, KOHJI; NINOMIYA, TSUZUMI; FUJIOKA, SHINYA
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 036230/0751 →