IP Library Granted Patent US 9,437,842
Granted Patent B2
US 9,437,842 · App. 14/817,203 · Granted Sep 6, 2016

Light-emitting transistors with improved performance

Inventor: Antonio Facchetti (Chicago, IL)
Assignee: Polyera Corporation
H01L51/5296H01L33/0041H01L51/5012H01L51/5056H01L51/5072H01L51/5203H01L51/0061H01L2251/533
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,437,842
App. No.
14/817,203
Granted
Sep 6, 2016
Kind
B2
Abstract

Disclosed are light-emitting transistors having novel structures that can lead to enhanced device brightness, specifically, via incorporation of additional electrically insulating components that can favor charge localization and in turn, carrier recombination and exciton formation.

Claims (20)

1. A light-emitting transistor device comprising:

a substrate;

a gate electrode;

a channel layer comprising one or more organic sublayers, the one or more organic sublayers comprising:

a first sublayer comprising an electron-transporting semiconductor material,

a second sublayer comprising a hole-transporting semiconductor material, and

a third sublayer comprising an electroluminescent semiconductor material and positioned between the first sublayer and the second sublayer;

a gate insulating layer positioned between the gate electrode and the channel layer; and

a hole electrode and an electron electrode being spaced apart from each other at a planar distance defining the length (L) of a channel region therebetween, the hole electrode being in contact with the second sublayer of the channel layer and the electron electrode being in contact with the first sublayer of the channel layer;

wherein the channel layer further comprises a first electrically insulating element positioned between the hole electrode and the first sublayer of the channel layer, and a second electrically insulating element between the electron electrode and the second sublayer of the channel layer, wherein the first electrically insulating element and the second electrically insulating element are spaced apart from each other at a planar distance that is less than L; and

wherein the first electrically insulating element overlaps vertically with the hole electrode but not the electron electrode and the second electrically insulating element overlaps vertically with the electron electrode but not the hole electrode.

2. The device of claim 1 , wherein the first electrically insulating element and the second electrically insulating element are in contact with the third sublayer.

3. The device of claim 1 , wherein the first electrically insulating element, the second electrically insulating element and the electroluminescent semiconductor material together comprise the third sublayer.

4. The device of claim 1 , further comprising an electron-injection layer deposited between the electron-transporting semiconductor material and the electron electrode.

5. The device of claim 1 , further comprising a hole-injection layer deposited between the hole-transporting semiconductor material and the hole electrode.

6. The device of claim 1 , further comprising a passivation layer covering a top surface of the channel layer.

7. The device of claim 1 , wherein the substrate comprises a surface-modifying material deposited on a surface of the substrate.

8. The device of claim 1 , wherein the gate electrode comprises a length (L G ) that is identical to L, and wherein the edges of the gate electrode are aligned with an edge of the hole electrode and an edge of the electron electrode.

9. The device of claim 1 , wherein the gate electrode comprises a length (L G ) that is greater than L, and wherein at least one edge of the gate electrode overlaps with one of the hole electrode and the electron electrode.

10. An optoelectronic device for producing an image, wherein the optoelectronic device comprises a plurality of identical or different light-emitting transistor devices according to claim 1 interconnected to each other and deposited on a substrate.

Assignments (6)
ASSET PURCHASE AGREEMENT Recorded Dec 13, 2025
From: FLEXTERRA, INC.; FLEXTERRA TAIWAN CORPORATION LIMITED
To: USINVEST, LLC
Reel/Frame 073948/0751 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2025
From: FLEXTERRA, INC.
To: USINVEST LLC
Reel/Frame 073464/0376 →
SECURITY INTEREST Recorded Oct 17, 2024
From: FLEXTERRA, INC.
To: SAES GETTERS INTERNATIONAL LUXEMBOURG S.A., IN ITS CAPACITY AS COLLATERAL AGENT
Reel/Frame 069191/0563 →
SECURITY INTEREST Recorded Nov 23, 2021
From: FLEXTERRA, INC.
To: SAES GETTERS INTERNATIONAL LUXEMBOURG S.A., IN ITS CAPACITY AS COLLATERAL AGENT
Reel/Frame 058226/0591 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2017
From: POLYERA CORPORATION
To: FLEXTERRA, INC.
Reel/Frame 041197/0650 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 21, 2015
From: FACCHETTI, ANTONIO
To: POLYERA CORPORATION
Reel/Frame 036850/0168 →
Continuity (4)
Continuation 13843910 · Mar 15, 2013
Provisional Application 61693288 · Aug 25, 2012
Provisional Application 61701760 · Sep 17, 2012
Related Publication 20160036007A1 · Feb 4, 2016