IP Library Granted Patent US 10,037,165
Granted Patent B2
US 10,037,165 · App. 14/824,827 · Granted Jul 31, 2018

Storage system and control method thereof

Inventor: Atsuhiro Kinoshita (Kamakura Kanagawa, JP)
Assignee: Toshiba Memory Corporation
G06F3/0647G06F3/0613G06F3/0635G06F3/0679G06F3/0688
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,037,165
App. No.
14/824,827
Granted
Jul 31, 2018
Kind
B2
Abstract

According to one embodiment, a storage system includes a storage which includes a plurality of node memories including a nonvolatile memory and a control unit which controls the nonvolatile memory, a routing unit which controls packet transfer between two or more of the node memories, and a packet control unit which analyzes the packet transferred from the routing unit.

Claims (40)

1. A storage system comprising:

a storage unit comprising routing units, wherein each of the routing units is connected to memory units through packet management units, and each of the memory units comprises a nonvolatile memory and a control unit which controls the nonvolatile memory;

a connection unit via which the storage unit is connected to exterior to control the storage unit; and

a management unit which performs at least monitoring of power supply voltages of the storage unit and the connection unit,

wherein

the routing units include a first routing unit and a second routing unit,

the first routing unit is connected to a first memory unit of the memory units through a first packet management unit of the packet management units and is configured to control transfer of a packet to the second routing unit;

the first packet management unit is configured to compare a destination address of the packet transferred from the first routing unit with a node address of the first packet management unit transmit the packet to the first memory unit when the destination address coincides with the node address, and transmit the packet to the first routing unit when the destination address does not coincide with the node address;

each of the packet management units comprises a division unit configured to divide an original packet into sub-packets; and

the sub-packets are sequentially transferred.

2. The storage system of claim 1 , wherein each of the packet management units further comprises a reconstitution unit configured to combine the sub-packets to reconstitute the original packet.

3. The storage system of claim 2 , wherein the division unit at least describes a transmission source address, a signature and information indicating which part of the original packet the sub-packet corresponds to, in the sub-packet.

4. The storage system of claim 3 , wherein the reconstitution unit is configured to combine the sub-packets to reconstitute the original packet on the basis of the transmission source address, the signature, and the information indicating which part of the original packet the sub-packet corresponds to, which are described in the sub-packet.

5. The storage system of claim 2 , wherein each of the packet management units is configured to transmit an instruction to divide the original packet to the division unit, and transmit an instruction to reconstitute the original packet to the reconstitution unit.

6. The storage system of claim 1 , wherein each of the routing units does not use at least one bit of a destination address described in the sub-packet.

7. The storage system of claim 1 , wherein each of the routing units separates routing of the sub-packet on the basis of type of the sub-packet to be received.

8. The storage system of claim 7 , wherein each of the routing units includes:

a first memory which stores a first packet of a first type; and

a second memory which stores a second packet of a second type which differs from the first type.

9. The storage system of claim 8 , wherein the first and second memories include a memory unit which stores the sub-packet.

10. The storage system of claim 9 , wherein the memory unit stores the sub-packets in a reception order, regardless of an order in which the sub-packets are generated.

11. The storage system of claim 1 , wherein each of the routing units are configured to

route the sub-packet to another of the routing units based on a part of destination addresses described in the sub-packet, the part not including a least significant bit,

determine based on the part of the destination addresses if the destination address of a received sub-packet is directed to the routing unit itself or not, and

if it is determined that the received sub-packet is directed to the routing unit itself, recognize all bits of the destination address of the received sub-packet and transfer the received sub-packet to a corresponding one of the packet management units, and

if it is determined that the received sub-packet is not directed to the routing unit itself, route the received sub-packet to another one of the routing units.

12. A method for controlling a storage system comprising a storage unit comprising routing units, wherein each of the routing units is connected to memory units through packet management units, and each of the memory units comprises a nonvolatile memory and a control unit which controls the nonvolatile memory, the method comprising:

controlling packet transfer from a first routing unit of the routing units to a second routing unit of the routing units, wherein the first routing unit is connected to a first memory unit of the memory units through a first packet management unit of the packet management units;

comparing, by the first packet management unit, a destination address of a packet transferred from the first routing unit with a node address of the first packet management unit;

transmitting the packet to the first memory unit when the destination address coincides with the node address and transmitting the packet to the first routing unit when the destination address does not coincide with the node address; and

dividing an original packet into sub-packets, wherein the sub-packets are sequentially transferred.

13. The method of claim 12 , further comprising combining the sub-packets to reconstitute the original packet.

14. The method of claim 12 , further comprising at least describing a transmission source address, a signature and information indicating which part of the original packet the sub-packet corresponds to, in the sub-packet.

15. The method of claim 14 , further comprising combining the sub-packets to reconstitute the original packet on the basis of the transmission source address, the signature and the information indicating which part of the original packet the sub-packet corresponds to, which are described in the sub-packet.

16. The method of claim 12 , further comprising transmitting an instruction to divide the original packet into sub-packets, and transmitting an instruction to reconstitute the original packet.

17. The method of claim 12 , further comprising:

routing the sub-packet to each of the routing units based on a part of destination addresses described in the sub-packet, the part not including a least significant bit; and

determining based on the part of the destination addresses, by each of the routing units, if the destination address of a received sub-packet is directed to the routing unit itself or not, and

if it is determined that the received sub-packet is directed to the routing unit itself, recognizing all bits of the destination address of the received sub-packet and transferring the received sub-packet to a corresponding one of the packet management units, and

if it is determined that the received sub-packet is not directed to the routing unit itself, routing the received sub-packet to another one of the routing units.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 8, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043529/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2015
From: KINOSHITA, ATSUHIRO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 036312/0021 →
Priority Claims (1)
JP 2015-040107 · Mar 2, 2015 · national
Continuity (1)
Related Publication 20160259593A1 · Sep 8, 2016