IP Library Patent Application 14825370
Patent Application
App. No. 14/825,370

STORAGE DEVICE, MEMORY SYSTEM AND METHOD OF MANAGING DATA

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/825,370
Abstract

According to one embodiment, a storage device includes a first nonvolatile memory having first and second physical addresses, a first controller controlling the first nonvolatile memory and storing data associated with a first memory space which is manageable by itself, the first memory space including the first, second and third physical addresses, a second nonvolatile memory having third and fourth physical addresses, a second controller controlling the second nonvolatile memory and storing data associated with a second memory space which is manageable by itself, the second memory space including the second, third and fourth physical addresses, and a signal line connected between the first and second controller.

Claims (68)

1 . A storage device comprising:

a first nonvolatile memory having first and second physical addresses;

a first controller controlling the first nonvolatile memory and storing data associated with a first memory space which is manageable by itself, the first memory space including the first, second and third physical addresses;

a second nonvolatile memory having third and fourth physical addresses;

a second controller controlling the second nonvolatile memory and storing data associated with a second memory space which is manageable by itself, the second memory space including the second, third and fourth physical addresses; and

a signal line connected between the first and second controller.

2 . The device of claim 1 , wherein a memory space including the second and third addresses is a shared memory space managed by the first and second controllers.

3 . The device of claim 1 , wherein the first controller is configured to transfer a command to the second controller via the signal line, when receiving the command from a host.

4 . The device of claim 3 , wherein the second controller is configured to:

decode the command transferred from the first controller;

access to the third physical address when the command designates the access to the third physical address; and

transfer first data indicating a completion of the command to the first controller via the signal line when execution of the command is completed.

5 . The device of claim 4 , wherein the first controller transfers second data indicating the completion of the command to the host when receiving the first data from the second controller.

6 . The device of claim 5 , wherein the first controller stores address data of the first memory space, and the second controller stores address data of the second memory space.

7 . The device of claim 1 , wherein the second controller transfers a command to the first controller via the signal line, when receiving the command from a host.

8 . The device of claim 7 , wherein the first controller is configured to:

decode the command transferred from the second controller;

access to the second physical address when the command designates the access to the second physical address; and

transfer first data indicating a completion of the command to the second controller via the signal line when execution of the command is completed, and

wherein the second controller transfers second data indicating the completion of the command to the host when receiving the first data from the first controller.

9 . The device of claim 1 , wherein

the first controller is configured to:

decode a command when receiving the command from a host; and

transfer first data indicating an access to the third physical address to the second controller via the signal line when the command designates the access to the third physical address.

10 . The device of claim 9 , wherein the second controller is configured to:

access to the third physical address based on the first data; and

transfer second data to the first controller via the signal line when the data transfer to or from the third physical address is completed, the second data indicating a completion of data transfer to or from the third physical address.

11 . The device of claim 10 , wherein the first controller transfers third data indicating a completion of the command to the host when receiving the second data from the second controller.

12 . The device of claim 11 , wherein the first controller stores address data of the first memory space, and the second controller stores address data of the second memory space.

13 . The device of claim 1 , wherein the second controller is configured to:

decode a command when receiving the command from a host; and

transfer first data indicating an access to the second physical address to the first controller via the signal line when the command designates the access to the second physical address.

14 . The device of claim 13 , wherein

the first controller is configured to:

access to the second physical address based on the first data; and

transfer second data to the second controller via the signal line when the data transfer to or from the second physical address is completed, the second data indicating a completion of data transfer to or from the second physical address, and

wherein the second controller is configured to:

transfer third data indicating a completion of the command to the host when receiving the second data from the first controller.

15 . A memory system comprising:

a host;

a first storage device connected to the host, the first storage device comprising a first nonvolatile memory having first and second physical addresses and a first controller controlling the first nonvolatile memory, the first controller storing data associated with a first memory space which is manageable by itself, the first memory space including the first, second and third physical addresses;

a second storage device connected to the host, the second storage device comprising a second nonvolatile memory having third and fourth physical addresses and a second controller controlling the second nonvolatile memory, the second controller storing data associated with a second memory space which is manageable by itself, the second memory space including the second, third and fourth physical addresses; and

a signal line connected between the first and second controller.

16 . The system of claim 15 , wherein a memory space including the second and third addresses is a shared memory space managed by the first and second controllers.

17 . A method of managing data using the storage device of claim 1 , the method comprising:

transferring a command from the first controller to the second controller via the signal line when the command is transferred from the host to the first controller;

decoding the command in the second controller;

executing an access to the third physical address when the command designates the access to the third physical address;

transferring first data indicating a completion of the command from the second controller to the first controller via the signal line when the command is completed; and

transferring second data indicating the completion of the command from the first controller to the host on condition that the first data has been transferred from the second controller to the first controller.

18 . A method of managing data using the storage device of claim 1 , the method comprising:

transferring a command from the second controller to the first controller via the signal line when the command is transferred from the host to the second controller;

decoding the command in the first controller;

executing an access to the second physical address when the command designates the access to the second physical address;

transferring first data indicating a completion of the command from the first controller to the second controller via the signal line when the command is completed; and

transferring second data indicating the completion of the command from the second controller to the host on condition that the first data has been transferred from the first controller to the second controller.

19 . A method of managing data using the storage device of claim 1 , the method comprising:

decoding a command in the first controller when the command is transferred from the host to the first controller;

transferring first data indicating an access to the third physical address from the first controller to the second controller via the signal line when the command designates the access to the third physical address;

executing an access to the third physical address based on the first data in the second controller;

transferring second data indicating a completion of data transfer from the second controller to the first controller via the signal line when the data transfer to or from the third physical address is completed; and

transferring third data indicating a completion of the command from the second controller to the host on condition that the second data has been transferred from the second controller to the first controller.

20 . A method of managing data using the storage device of claim 1 , the method comprising:

decoding a command in the second controller when the command is transferred from the host to the second controller;

transferring first data indicating an access to the second physical address from the second controller to the first controller via the signal line when the command designates the access to the second physical address;

executing an access to the second physical address based on the first data in the first controller;

transferring second data indicating a completion of data transfer from the first controller to the second controller via the signal line when data transfer to or from the second physical address is completed; and

transferring third data indicating a completion of the command from the second controller to the host on condition that the second data has been transferred from the first controller to the second controller.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043620/0798 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 13, 2015
From: YOSHIDA, NORIKAZU; KOUCHI, YOUHEI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 036318/0821 →