IP Library Granted Patent US 9,619,419
Granted Patent B2
US 9,619,419 · App. 14/827,566 · Granted Apr 11, 2017

High-speed memory system

Inventors: Holloway H. Frost (Houston, TX); Rebecca J. Hutsell (Houston, TX)
Assignee: International Business Machines Corporation
G06F13/4022G06F3/0679G06F11/1008G06F11/1016G06F11/1068G06F11/1072G06F12/0246G06F13/1663G06F13/1673G06F13/28G06F13/4221G11C7/1072G06F2212/7208G06F2213/0038
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,619,419
App. No.
14/827,566
Granted
Apr 11, 2017
Kind
B2
Abstract

The disclosed embodiments relate to a Flash-based memory module having high-speed serial communication. The Flash-based memory module comprises, among other things, a plurality of I/O modules, each configured to communicate with an external device over one or more external communication links, a plurality of Flash-based memory cards, each comprising a plurality of Flash memory devices, and a plurality of crossbar switching elements, each being connected to a respective one of the Flash-based memory cards and configured to allow each one of the I/O modules to communicate with the respective one of the Flash-based memory cards. Each I/O module is connected to each crossbar switching element by a high-speed serial communication link, and each crossbar switching element is connected to the respective one of the Flash-based memory cards by a plurality of parallel communication links.

Claims (29)

1. A Flash-based memory module having high-speed serial communication, comprising:

a plurality of Flash-based memory cards, each Flash-based memory card comprising a plurality of Flash memory devices, each Flash memory device having a physical memory space that is divided into blocks, each block being further divided into pages, each page representing an individually addressable memory location on which memory operations are performed, multiple such memory locations being erasable at the same time in one-block groupings; and

a plurality of crossbar switching elements, each crossbar switching element being connected to a group of Flash-based memory cards, each group of Flash-based memory cards including Flash-based memory cards that are different from other groups of flash-based memory cards, each group of Flash-based memory cards being associated with a particular range of addresses, each crossbar switching element being associated with the particular range of addresses corresponding to the group of Flash-based memory cards to which said crossbar switching element is connected;

a high-speed serial communication link connected to each crossbar switching element, each high-speed serial communication link allowing each crossbar switching element to receive bits representing commands, instructions and/or data;

a system controller connected to each one of the crossbar switching elements, the system controller providing timing and synchronization signals for the crossbar switching elements; and

wherein each crossbar switching element is connected to the respective one of the Flash-based memory cards by a plurality of parallel communication links.

2. The Flash-based memory module of claim 1 , wherein the bits representing commands, instructions and/or data are part of a direct memory access (DMA) request, such a DMA request including a read-modify-write DMA request.

3. The Flash-based memory module of claim 1 , wherein the Flash-based memory module communicates with the external device over one or more external communication links using a high-speed communication protocol, including one of the following protocols: Fibre Channel, InfiniBand, Ethernet, and Front Panel Data Port.

4. The Flash-based memory module of claim 3 , further comprising a high-speed interface configured to allow the Flash-based memory module to communicate with the external device over the one or more external communication links using the high-speed communication protocol.

5. The Flash-based memory module of claim 1 , wherein each crossbar switching element comprises a high-speed controller having multiple multi-gigabit transceivers.

6. A memory module having high-speed serial communication, comprising:

a plurality of memory cards, each memory card comprising a plurality of memory devices, each memory device having a physical memory space; and

a plurality of crossbar switching elements, each crossbar switching element being connected to a group of memory cards, each group of memory cards including memory cards that are different from other groups of memory cards, each group of memory cards being associated with a particular range of addresses, each crossbar switching element being associated with the particular range of addresses corresponding to the group of memory cards to which said crossbar switching element is connected;

a high-speed serial communication link connected to each crossbar switching element, each high-speed serial communication link allowing each I/O module to transmit and each crossbar switching element to receive bits representing commands, instructions and/or data;

a system controller connected to each one of the crossbar switching elements, the system controller providing timing and synchronization signals for the crossbar switching elements; and

wherein each crossbar switching element is connected to each respective group of memory cards by a plurality of parallel communication links.

7. The memory module of claim 6 , wherein the bits representing commands, instructions and/or data are part of a direct memory access (DMA) request, such a DMA request including a read-modify-write DMA request.

8. The memory module of claim 6 , wherein the memory module is configured to communicate with the external device over one or more external communication links using a high-speed communication protocol, including one of the following protocols: Fibre Channel, InfiniBand, Ethernet, and Front Panel Data Port.

9. The memory module of claim 8 , further comprising a high-speed interface configured to allow the memory module to communicate with the external device over the one or more external communication links using the high-speed communication protocol.

10. The memory module of claim 6 , wherein each crossbar switching element comprises a high-speed controller having multiple multi-gigabit transceivers.

11. A method of managing high-speed serial communication in a memory module, comprising:

receiving communication packets from a plurality of external devices;

transmitting the communication packets to a plurality of crossbar switching elements, each crossbar switching element being connected to one of several groups of memory cards;

sending the communication packets from the plurality of crossbar switching elements to the groups of memory cards, each group of memory cards including memory cards that are different from other groups of memory cards, each group of memory cards being associated with a particular range of addresses, each crossbar switching element being associated with the particular range of addresses corresponding to the group of memory cards to which said crossbar switching element is connected;

wherein the communication packets are transmitted to each crossbar switching element by a high-speed serial communication link, each high-speed serial communication link allowing each crossbar switching element to receive bits representing commands, instructions and/or data;

providing timing and synchronization signals for the crossbar switching elements from a system controller connected to each one of the crossbar switching elements; and

wherein each crossbar switching element is connected to each respective group of memory cards by a plurality of parallel communication links.

12. The method of claim 11 , wherein the communication packets comprises bits representing commands, instructions and/or data that are part of a direct memory access (DMA) request, such a DMA request including a read-modify-write DMA request.

13. The method of claim 11 , further comprising communicating with the external device over one or more external communication links using a high-speed communication protocol, including one of the following protocols: Fibre Channel, InfiniBand, Ethernet, and Front Panel Data Port.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2015
From: FROST, HOLLOWAY H.; HUTSELL, REBECCA J.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 036338/0210 →
Continuity (5)
Continuation 14242532 · Apr 1, 2014
Division 13758093 · Feb 4, 2013
Division 13244074 · Sep 23, 2011
Provisional Application 61386237 · Sep 24, 2010
Related Publication 20150356044A1 · Dec 10, 2015