IP Library Granted Patent US 9,480,037
Granted Patent B2
US 9,480,037 · App. 14/827,992 · Granted Oct 25, 2016

Synchronization system and method for achieving low power battery operation of a vehicle locating unit in a stolen vehicle recovery system which receives periodic transmissions

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,480,037
App. No.
14/827,992
Granted
Oct 25, 2016
Kind
B2
Abstract

Synchronization for achieving low power battery operation of a vehicle locating unit in a stolen vehicle recovery system whose radio receiver receives periodic transmissions, includes receiving periodic transmissions; turning on a radio receiver for a limited time to detect an expected message; if an expected message is not found, turning off the receiver and turning it on again after a time asynchronous with the transmission period; and after finding an expected message, waiting for the period of the transmissions less the length of an expected message and then looking for a synchronization symbol in the expected message and synchronizing subsequent actuation of the receiver using that synchronization symbol.

Claims (63)

1. A device for synchronizing a vehicle locating unit in a stolen vehicle recovery system with an assigned message frame in a phased transmission from any of a plurality of phased transmission sources, each of the plurality of phased transmission sources configured for emitting a corresponding phased transmission during a discrete period of a transmission cycle for the plurality of phased transmission sources, the device comprising:

a receiver for receiving, during periods of actuation, at least a portion of phased transmissions from the plurality of phased transmission sources; and

a microprocessor configured to execute computer-readable instructions to:

a. activate the receiver for a period of actuation;

b. de-activate the receiver for a delay period of time asynchronous with the transmission cycle of the plurality of phased transmission sources if a transmission is not received; and

c. repeat (a) and (b), until

d. receive phased transmissions from the plurality of phased transmission sources emitting a transmission signal during the transmission cycle;

e. identify a transmission source having a strongest signal by comparing, by the microprocessor, a strength of signal for each of the received phased transmissions;

f. for the identified transmission source with the strongest signal, compare, during the corresponding discrete period of the transmission cycle, by the microprocessor, at least a portion of each received phased transmission to a plurality of expected stored commands; and

g. synchronize activation and de-activation of the receiver with a timing offset associated with one of the expected stored commands.

2. The device of claim 1 , wherein the microprocessor comprises a bit-matching circuit that compares the at least a portion of each phased transmission to a plurality of expected stored commands bit by bit.

3. The device of claim 2 , wherein the microprocessor is configured to execute computer-readable instructions to de-activated the receiver, during the bit by bit comparison, as soon as one bit does not match.

4. The device of claim 1 , wherein synchronizing activation and de-activation comprises configuring the microprocessor to execute computer-readable instructions to:

h. calculate the timing offset to an assigned message frame of the corresponding discrete period for the identified transmission source;

i. deactivate the receiver for the timing offset;

j. activate the receiver after the timing offset; and

k. receive at least a portion of phased transmissions from the identified transmission source.

5. The device of claim 1 , wherein synchronizing activation and de-activation comprises configuring the microprocessor to execute computer-readable instructions to deactivate the receiver for at least one transmission cycle after receiving, during the corresponding discrete period of the transmission cycle, at least a portion of phased transmissions from one or more of the plurality of phased transmission sources.

6. A stolen vehicle recovery system comprising:

a plurality of phased transmission sources, each of the plurality of phased transmission sources configured for emitting a corresponding phased transmission during a discrete period of a transmission cycle for the plurality of phased transmission sources;

a vehicle locating unit disposable on a vehicle; and

a device for synchronizing the vehicle locating unit with an assigned message frame in a phased transmission from the plurality of phased transmission sources, the device comprising:

a selectively-actuatable receiver for receiving, during periods of actuation, at least a portion of phased transmissions from the plurality of phased transmission sources; and

a microprocessor configured to execute computer-readable instructions to:

a. activate the receiver for a period of actuation;

b. de-activate the receiver for a delay period of time asynchronous with the transmission cycle of the plurality of phased transmission sources if a transmission is not received; and

c. repeat (a) and (b), until

d. receive phased transmissions from the plurality of phased transmission sources emitting a transmission signal during the transmission cycle;

e. identify a transmission source having a strongest signal by comparing, by the microprocessor, a strength of signal for each of the received phased transmissions;

f. for the identified transmission source with the strongest signal, compare, during the corresponding discrete period of the transmission cycle, by the microprocessor, at least a portion of each received phased transmission to a plurality of expected stored commands; and

g. synchronize activation and de-activation of the receiver with a timing offset associated with one of the expected stored commands.

7. The stolen vehicle recovery system of claim 6 , wherein the microprocessor comprises a bit-matching circuit that compares the at least a portion of each phased transmission to a plurality of expected stored commands bit by bit.

8. The stolen vehicle recovery system of claim 7 , wherein the microprocessor is configured to execute computer-readable instructions to de-activated the receiver, during the bit by bit comparison, as soon as one bit does not match.

9. The stolen vehicle recovery system of claim 6 , wherein synchronizing activation and de-activation comprises configuring the microprocessor to execute computer-readable instructions to:

h. calculate the timing offset to an assigned message frame of the corresponding discrete period for the identified transmission source;

i. deactivate the receiver for the timing offset;

j. activate the receiver after the timing offset; and

k. receive at least a portion of phased transmissions from the identified transmission source.

10. The stolen vehicle recovery system of claim 6 , wherein synchronizing activation and de-activation comprises configuring the microprocessor to execute computer-readable instructions to deactivate the receiver for at least one transmission cycle after receiving, during the corresponding discrete period of the transmission cycle, at least a portion of phased transmissions from one or more of the plurality of phased transmission sources.

11. A method for synchronizing a vehicle locating unit of a stolen vehicle recovery system with an assigned message frame in a phased transmission from one of a plurality of phased transmission sources, the vehicle locating unit comprising a receiver and a microprocessor, each of the plurality of phased transmission sources configured for emitting a corresponding phased transmission during a discrete period of a transmission cycle for the plurality of phased transmission sources, the method comprising:

a. activating the receiver for a period of actuation;

b. de-activating the receiver for a delay period of time asynchronous with the transmission cycle of the plurality of phased transmission sources if a transmission is not received; and

c. repeating steps (a) and (b), until

d. receiving phased transmissions from the plurality of phased transmission sources emitting a transmission signal during the transmission cycle;

e. identifying a transmission source having a strongest signal by comparing, by the microprocessor, a strength of signal for each of the received phased transmissions;

f. for the identified transmission source with the strongest signal, comparing, during the corresponding discrete period of the transmission cycle, by the microprocessor, at least a portion of each received phased transmission to a plurality of expected stored commands; and

g. synchronizing activation and de-activation of the receiver with a timing offset associated with one of the expected stored commands.

12. The method of claim 11 further comprising transforming, by a microprocessor, the at least a portion of received phased transmissions into a zero-crossing signal.

13. The method of claim 11 , wherein comparing comprises comparing the at least a portion of each received phased transmission to the plurality of expected stored commands bit by bit.

14. The method of claim 13 , wherein during the bit by bit comparison, as soon as one bit does not match, the receiver is de-activated.

15. The method of claim 11 further comprising de-activating the receiver for at least one transmission cycle after receiving, during the corresponding discrete period of the transmission cycle, phased transmissions from one or more of the plurality of phased transmission sources.

16. The method of claim 11 , wherein synchronizing activation and de-activation comprises:

h. calculating the timing offset to an assigned message frame of the corresponding discrete period for the identified transmission source;

i. deactivating the receiver for the timing offset;

j. activating the receiver after the timing offset; and

k. receiving at least a portion of phased transmissions from the identified transmission source.

17. The method of claim 16 , wherein the calculated timing offset comprises a synchronized cycle for the identified transmission source, the method further comprising repeating steps (i), (j), and (k) using the synchronized cycle.

18. The method of claim 16 , wherein activating the receiver demodulates at least a short preamble and a flag from the corresponding assigned message frame.

19. The method of claim 16 , wherein receiving at least a portion of phased transmissions from the identified transmission source further comprises:

comparing, bit by bit, the at least a portion of phased transmissions to corresponding expected stored commands for the identified transmission source;

receiving as much of the phased transmission at the assigned message frame until a bit match fails; and

de-activating the receiver after the bit match fails.

20. The method of claim 16 , wherein activating the receiver occurs during at least one of a short preamble and a flag from the corresponding assigned message frame of the identified transmission source.

Assignments (17)
RELEASE OF SECURITY INTEREST Recorded Aug 14, 2024
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
To: CALAMP CORP.; CALAMP WIRELESS NETWORKS CORPORATION; SYNOVIA SOLUTIONS LLC
Reel/Frame 068617/0591 →
PATENT SECURITY AGREEMENT Recorded Dec 18, 2023
From: CALAMP CORP.; CALAMP WIRELESS NETWORKS CORPORATION; SYNOVIA SOLUTIONS LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 066062/0303 →
RELEASE OF SECURITY INTEREST Recorded Dec 18, 2023
From: PNC BANK, NATIONAL ASSOCIATION
To: CALAMP WIRELESS NETWORKS CORPORATION
Reel/Frame 066140/0585 →
PATENT SECURITY AGREEMENT Recorded Dec 18, 2023
From: CALAMP CORP.; CALAMP WIRELESS NETWORKS CORPORATION; SYNOVIA SOLUTIONS LLC
To: LYNROCK LAKE MASTER FUND LP [LYNROCK LAKE PARTNERS LLC, ITS GENERAL PARTNER]
Reel/Frame 066061/0946 →
SECURITY INTEREST Recorded Jul 14, 2022
From: CALAMP CORP.; CALAMP WIRELESS NETWORKS CORPORATION; SYNOVIA SOLUTIONS LLC
To: PNC BANK, NATIONAL ASSOCIATION
Reel/Frame 060651/0651 →
RELEASE OF SECURITY INTEREST Recorded Jul 6, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: LOJACK CORPORATION
Reel/Frame 060589/0934 →
ENTITY CONVERSION Recorded Jul 31, 2019
From: LOJACK CORPORATION
To: LOJACK CORPORATION
Reel/Frame 049925/0097 →
MERGER AND CHANGE OF NAME Recorded Apr 26, 2019
From: LOJACK CORPORATION; CALAMP WIRELESS NETWORKS CORPORATION
To: CALAMP WIRELESS NETWORKS CORPORATION
Reel/Frame 049012/0292 →
SECURITY INTEREST Recorded Apr 4, 2018
From: LOJACK CORPORATION
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 045543/0495 →
RELEASE OF SECURITY INTEREST Recorded Dec 1, 2017
From: PACIFIC WESTERN BANK
To: LOJACK CORPORATION
Reel/Frame 044276/0386 →
RELEASE OF SECURITY INTEREST Recorded Jul 21, 2017
From: SILICON VALLEY BANK
To: LOJACK GLOBAL LLC
Reel/Frame 043446/0737 →
RELEASE OF SECURITY INTEREST Recorded Jul 21, 2017
From: SILICON VALLEY BANK
To: LOJACK CORPORATION
Reel/Frame 043446/0622 →
SECURITY INTEREST Recorded Jun 2, 2016
From: LOJACK CORPORATION
To: PACIFIC WESTERN BANK
Reel/Frame 038788/0934 →
SECURITY AGREEMENT Recorded Dec 30, 2015
From: LOJACK CORPORATION; LOJACK GLOBAL, LLC
To: SILICON VALLEY BANK
Reel/Frame 037398/0018 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2015
From: GOODWIN, MICHAEL; JUSTICE, JAMES; RHODES, JESSE
To: LOJACK OPERATING COMPANY, L.P.
Reel/Frame 037211/0076 →
MERGER Recorded Dec 4, 2015
From: LOJACK OPERATING COMPANY, L.P.
To: LOJACK CORPORATION
Reel/Frame 037216/0134 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 3, 2015
From: MEACCI, FABIO
To: LOJACK CORPORATION
Reel/Frame 037202/0905 →