IP Library Granted Patent US 9,691,767
Granted Patent B2
US 9,691,767 · App. 14/831,338 · Granted Jun 27, 2017

Semiconductor device and manufacturing method of semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,691,767
App. No.
14/831,338
Granted
Jun 27, 2017
Kind
B2
Abstract

A manufacturing method of a semiconductor device according to a disclosed embodiment includes: implanting a first impurity into a first region of a semiconductor substrate, forming a semiconductor layer on the semiconductor substrate, forming a trench in the semiconductor layer and the semiconductor substrate, forming an isolation insulating film in the trench, implanting a second impurity into a second region of the semiconductor layer, forming a first gate insulating film and a first gate electrode in the first region, forming a second gate insulating film and a second gate electrode in the second region, forming a first source region and a first drain region at both sides of the first gate electrode, and forming a second source region and a second drain region at both sides of the second gate electrode.

Claims (42)

1. A manufacturing method of a semiconductor device, comprising:

implanting a first impurity into a first region of a semiconductor substrate including the first region and a second region;

forming a semiconductor layer on the upper surface of the semiconductor substrate;

forming a trench in the semiconductor layer and the semiconductor substrate;

forming an isolation insulating film in the trench;

implanting a second impurity into the semiconductor layer in the second region;

forming a first gate insulating film on the semiconductor layer in the first region;

forming a second gate insulating film on the semiconductor layer in the second region;

forming a first gate electrode on the first gate insulating film;

forming a second gate electrode on the second gate insulating film;

forming a first source region and a first drain region in the semiconductor layer at both sides of the first gate electrode, the first source region and the first drain region having a conductivity type opposite to a conductivity type of the first impurity; and

forming a second source region and a second drain region in the semiconductor layer at both sides of the second gate electrode, the second source region and the second drain region having a conductivity type opposite to a conductivity type of the second impurity, wherein

the semiconductor substrate further includes a third region, and

the manufacturing method of the semiconductor device further comprises:

implanting a third impurity into the third region of the semiconductor substrate;

forming a third gate insulating film on the semiconductor layer in the third region;

forming a third gate electrode on the third gate insulating film; and

forming a third source region and a third drain region in the semiconductor layer at both sides of the third gate electrode, the third source region and the third drain region having a conductivity type opposite to a conductivity type of the third impurity,

wherein between the formation of the semiconductor layer and the formation of the third gate electrode, implanting an impurity into the semiconductor layer in the third region is not performed.

2. The manufacturing method of the semiconductor device according to claim 1 , wherein

the third impurity is boron or BF 2 , and

the manufacturing method of the semiconductor device further comprises:

implanting carbon into the third region of the semiconductor substrate.

3. A manufacturing method of a semiconductor device, comprising:

implanting a first impurity into a first region of a semiconductor substrate including the first region and a second region;

forming a semiconductor layer on the upper surface of the semiconductor substrate;

forming a trench in the semiconductor layer and the semiconductor substrate;

forming an isolation insulating film in the trench;

implanting a second impurity into the semiconductor layer in the second region;

forming a first gate insulating film on the semiconductor layer in the first region;

forming a second gate insulating film on the semiconductor layer in the second region;

forming a first gate electrode on the first gate insulating film;

forming a second gate electrode on the second gate insulating film;

forming a first source region and a first drain region in the semiconductor layer at both sides of the first gate electrode, the first source region and the first drain region having a conductivity type opposite to a conductivity type of the first impurity; and

forming a second source region and a second drain region in the semiconductor layer at both sides of the second gate electrode, the second source region and the second drain region having a conductivity type opposite to a conductivity type of the second impurity, wherein

the semiconductor substrate further includes a third region, and

the manufacturing method of the semiconductor device further comprises:

implanting a third impurity into the third region of the semiconductor substrate;

forming a third gate insulating film on the semiconductor layer in the third region;

forming a third gate electrode on the third gate insulating film;

forming a third source region and a third drain region in the semiconductor layer at both sides of the third gate electrode, the third source region and the third drain region having a conductivity type opposite to a conductivity type of the third impurity,

wherein implanting the first impurity is performed before forming the isolation insulating film and implanting the second impurity is performed after forming the isolation insulating film.

Assignments (2)
CHANGE OF ADDRESS Recorded Jul 28, 2017
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 043364/0390 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 20, 2015
From: FUJITA, KAZUSHI; EMA, TAIJI; HORI, MITSUAKI; TORII, YASUNOBU
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 036384/0188 →