IP Library Granted Patent US 9,412,923
Granted Patent B2
US 9,412,923 · App. 14/842,221 · Granted Aug 9, 2016

Lead frame for mounting LED elements, lead frame with resin, method for manufacturing semiconductor devices, and lead frame for mounting semiconductor elements

Inventors: Kazunori Oda (Kawaguchi, JP); Masaki Yazaki (Fujimino, JP)
Assignee: DAI NIPPON PRINTING CO., LTD.
H01L33/62F21V7/22F21V21/00F21V23/005H01L23/4824H01L23/495H01L23/49503H01L23/49517H01L23/562H01L24/97H01L33/52H01L33/54H01L33/60F21Y2101/02H01L23/3142H01L23/49548H01L23/49582H01L23/49861H01L24/16H01L24/45H01L24/48H01L33/486H01L2224/16245H01L2224/45144H01L2224/48091H01L2224/48247H01L2224/48639H01L2224/85439H01L2224/97H01L2924/014H01L2924/0104H01L2924/01005H01L2924/01006H01L2924/01013H01L2924/01019H01L2924/01029H01L2924/01033H01L2924/01047H01L2924/01079H01L2924/01082H01L2924/01322H01L2924/10329H01L2924/12041H01L2924/181H01L2933/0033
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,412,923
App. No.
14/842,221
Granted
Aug 9, 2016
Kind
B2
Abstract

A lead frame for mounting LED elements includes a frame body region and a large number of package regions arranged in multiple rows and columns in the frame body region. The package regions each include a die pad on which an LED element is to be mounted and a lead section adjacent to the die pad, the package regions being further constructed to be interconnected via a dicing region. The die pad in one package region and the lead section in another package region upward or downward adjacent to the package region of interest are connected to each other by an inclined reinforcement piece positioned in the dicing region.

Claims (17)

1. A resin-containing lead frame, comprising:

a die pad on which an LED element is to be mounted; and

a lead portion disposed in spaced relation to the die pad;

wherein the die pad and the lead portion have an opposing surface, respectively, the opposing surface of the die pad and the opposing surface of the lead portion opposing each other over a space between the die pad and the lead portion,

wherein the opposing surface of the die pad has a protrusion positioned in a middle portion of the die pad in a thickness direction of the die pad and protruding toward the space,

wherein a reflecting resin fills the space between the die pad and the lead portion, and

wherein a lower surface of the die pad, a lower surface of the lead portion and a lower surface of the reflecting resin are coplanar.

2. A semiconductor device comprising:

a die paid;

a lead portion disposed in spaced relation to the die pad;

an LED element mounted on the die pad;

an electric conductor for electrically connecting the lead portion and the LED element; and

a sealing resin for sealing the LED element and the electric conductor;

wherein the die pad and the lead portion have an opposing surface, respectively, the opposing surface of the die pad and the opposing surface of the lead portion opposing each other over a space between the die pad and the lead portion,

wherein the opposing surface of the die pad has a protrusion positioned in a middle portion of the die pad in a thickness direction of the die pad and protruding toward the space,

wherein a reflecting resin fills the space between the die pad and the lead portion, and

wherein a lower surface of the die pad, a lower surface of the lead portion and a lower surface of the reflecting resin are coplanar.

Priority Claims (2)
JP 2010-246681 · Nov 2, 2010 · national
JP 2010-250959 · Nov 9, 2010 · national
Continuity (3)
Continuation 14452971 · Aug 6, 2014
Division 13879237
Related Publication 20150372210A1 · Dec 24, 2015