IP Library Granted Patent US 9,804,190
Granted Patent B2
US 9,804,190 · App. 14/854,879 · Granted Oct 31, 2017

Apparatus and method for calibration of capacitance mismatch and temperature variations in a MEMS device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,804,190
App. No.
14/854,879
Granted
Oct 31, 2017
Kind
B2
Abstract

A system and calibration method utilizes time averaging to suppress inherent capacitance mismatches or temperature variations in MEMS devices, such as a tri-axial accelerometer. An calibration interface circuit, operatively coupled the MEMS sensor, effectively cancels a range of non-ideal capacitive mismatches by employing pockets of calibration charges that are controlled by the duty-cycle of a clock.

Claims (13)

1. A method for calibrating a sensor comprising:

A) receiving a sensor output signal into an signal amplification signal path;

B) introducing into the signal amplification path a first calibration signal during a first time period;

C) introducing into the signal amplification path a second calibration signal during a second time period different from the first time period; and

D) generating a processed output signal representing an average of signals within the signal amplification path.

2. The method of claim 1 wherein D) comprises:

D1) generating a processed output signal representing an average of the received sensor output signal within at least one of the first calibration signal and the second calibration signal.

3. The method of claim 1 wherein D) comprises:

D1) generating a processed output signal representing an average of the first calibration signal and the second calibration signal.

4. The method of claim 1 wherein the first calibration signal is introduced into the amplification signal path during a first phase of a clock signal.

5. The method of claim 4 wherein the second calibration signal is introduced into the amplification signal path during a second phase of the clock signal different than the first phase of the clock signal.

6. The method of claim 1 wherein A) comprises:

A1) multiplexing a plurality of a sensor output signals into the signal amplification signal path in synchronization with a clock signal.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: QUALTRE, INC.
To: PANASONIC CORPORATION
Reel/Frame 040728/0706 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 29, 2016
From: JEONG, YAESUK; AYAZI, FARROKH
To: QUALTRE, INC.
Reel/Frame 040697/0198 →