IP Library Granted Patent US 9,719,860
Granted Patent B2
US 9,719,860 · App. 14/880,866 · Granted Aug 1, 2017

Power device temperature monitor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,719,860
App. No.
14/880,866
Granted
Aug 1, 2017
Kind
B2
Abstract

A power device temperature monitor is provided. The power device temperature monitor includes a power device having a control terminal and an output terminal, where the output terminal is configured to output a current as directed by a voltage of the control terminal. The power device temperature monitor includes an inductor coupled to the output terminal of the power device and an amplifier coupled to the inductor. The power device temperature monitor includes a computing device that receives an output of the amplifier, the computing device is configured to derive a temperature of the power device based upon the output of the amplifier.

Claims (35)

1. A power device temperature monitor, comprising:

an amplifier coupled to at least one of a plurality of inductors of the power device;

an analog-to-digital converter coupled to an output of the amplifier coupled to the at least one of a plurality of inductors of the power device; and

a computing device that receives an output of the analog-to-digital converter, the computing device configured to derive a temperature of the power device based on a comparison of a value associated with a voltage drop across the at least one of a plurality of inductors with characterization data that is accessed by the computing device.

2. The power device temperature monitor of claim 1 , wherein the power device comprises one or more integrated gate bipolar transistors or field effect transistors.

3. The power device temperature monitor of claim 1 , wherein the inductor comprises one or more parasitic inductors.

4. The power device temperature monitor of claim 1 , wherein the amplifier comprises an isolation differential amplifier.

5. The power device temperature monitor of claim 1 , wherein the computing device comprises:

data relating at least one operating parameter of the power device to temperature; and

a processor coupled to the analog-to-digital converter, the processor having access to the data.

6. The power device temperature monitor of claim 1 , wherein the computing device is configured to integrate a measured voltage across the inductor versus time.

7. The power device temperature monitor of claim 1 , wherein the computing device receives the voltage of the control terminal of the power device, and wherein the derived temperature of the power device is further based upon the voltage of the control terminal of the power device.

8. A temperature monitor for power transistors, comprising:

an analog-to-digital converter coupled to an output of an amplifier coupled to at least one of a plurality of inductors associated with the power transistors; and

a processor in communication with the analog-to-digital converter, the processor configured to execute instructions for computing temperature information relating to the power transistors based upon an analog-to-digital conversion of the output of the amplifier.

9. The temperature monitor for power transistors of claim 8 , comprising:

a bus bar coupled to the outputs of the power transistors, the bus bar including the plurality of inductors and wherein the amplifier is a differential amplifier.

10. The temperature monitor for power transistors of claim 8 , wherein the analog-to-digital converter is coupled to a control voltage and wherein the temperature information is further based upon an analog-to-digital conversion of the control voltage.

11. The temperature monitor for power transistors of claim 8 , wherein the processor has access to data that includes a turn on delay, or a turn off delay, of a power transistor at two or more temperatures.

12. The temperature monitor for power transistors of claim 8 , wherein the processor has access to data that includes a turn on switching duration, or a turn off switching duration, of a power transistor at two or more temperatures.

13. The temperature monitor for power transistors of claim 8 , wherein the temperature information relating to the power transistors includes one from a set consisting of: an estimated temperature, a temperature trend, and a warning regarding a temperature.

14. The temperature monitor for power transistors of claim 8 , further comprising:

a current sensor arranged so that the output current of at least one of the power transistors is routed through the current sensor, the current sensor in communication with the processor, wherein the temperature information is further based upon a measurement from the current sensor.

15. The temperature monitor for power transistors of claim 8 , further comprising:

a further amplifier coupled to a differing at least one of the plurality of inductors, wherein an output of the further amplifier is coupled to the analog-to-digital converter.

16. A method for monitoring temperature of a power transistor, the method comprising:

measuring a voltage across an inductor coupled to an output of the power transistor, versus time;

deriving an estimate of an operating temperature of the power transistor based on a comparison of a value associated with the measured voltage across the inductor with characterization data accessed by the processor; and

storing data prior to measuring the voltage across the inductor, the data relating operating temperature of a power transistor to delay times of the power transistor or to switching times of the power transistor, wherein the deriving the estimate of the operating temperature of the power transistor is further based upon the data stored prior to measuring the voltage across the inductor.

17. The method of claim 16 , wherein the power transistor includes an integrated gate bipolar transistor or a field effect transistor.

18. The method of claim 16 , wherein deriving the switching time of the power transistor includes integrating the measured voltage across the inductor versus time.

19. The method of claim 16 , further comprising:

measuring a voltage of a control of the power transistor versus time, wherein deriving the delay time of the power transistor includes comparing the voltage across the inductor versus time to the voltage of the control of the power transistor versus time.

20. The method of claim 16 ,

wherein the derived delay time includes a turn on delay time, a turn off delay time, or a combined turn on and turn off delay time, and wherein the derived switching time includes a turn on switching time, a turn off switching time, or a combined turn on and turn off delay time.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Apr 5, 2019
From: AYAR THIRD INVESTMENT COMPANY
To: ATIEVA, INC.
Reel/Frame 048811/0472 →
SECURITY INTEREST Recorded Oct 5, 2018
From: ATIEVA, INC.
To: AYAR THIRD INVESTMENT COMPANY
Reel/Frame 047199/0221 →
RELEASE OF SECURITY INTEREST Recorded Sep 24, 2018
From: YINLONG ELECTRIC VEHICLE (HK) GROUP LIMITED
To: ATIEVA, INC.; ATIEVA USA, INC.; AVB METRICS, LLC
Reel/Frame 047620/0451 →
RELEASE OF SECURITY INTEREST Recorded Sep 13, 2018
From: TRINITY CAPITAL FUND III, L.P.
To: ATIEVA, INC.; ATIEVA USA, INC.; AVB METRICS, LLC
Reel/Frame 047529/0619 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2018
From: ATIEVA USA INC.
To: ATIEVA INC.
Reel/Frame 046696/0236 →
SECURITY INTEREST Recorded Nov 15, 2017
From: ATIEVA, INC.; ATIEVA USA, INC
To: YINLONG ELECTRIC VEHICLE (HK) GROUP LIMITED
Reel/Frame 044457/0942 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Mar 31, 2017
From: ATIEVA, INC
To: TRINITY CAPITAL FUND III, L. P.
Reel/Frame 042125/0897 →