IP Library Granted Patent US 9,936,148
Granted Patent B2
US 9,936,148 · App. 14/880,907 · Granted Apr 3, 2018

Imager array interfaces

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,936,148
App. No.
14/880,907
Granted
Apr 3, 2018
Kind
B2
Abstract

Architectures for imager arrays configured for use in array cameras in accordance with embodiments of the invention are described. One embodiment of the invention includes a plurality of focal planes, where each focal plane comprises a two dimensional arrangement of pixels having at least two pixels in each dimension and each focal plane is contained within a region of the imager array that does not contain pixels from another focal plane, control circuitry configured to control the capture of image information by the pixels within the focal planes, where the control circuitry is configured so that the capture of image information by the pixels in at least two of the focal planes is separately controllable, sampling circuitry configured to convert pixel outputs into digital pixel data, and output interface circuitry configured to transmit pixel data via an output interface.

Claims (41)

1. An imager array, comprising:

a plurality of cameras, where each camera comprises a two dimensional arrangement of pixels having at least two pixels in each dimension and each camera is contained within a region of the imager array that does not contain pixels from another camera;

control circuitry configured to capture image data using the plurality of cameras, wherein the control circuitry is configured to control the capture of the image data by the pixels within the cameras, where the control circuitry is configured so that the capture of image data by the pixels in at least two of the cameras is separately controllable;

master control logic circuitry configured to control the read-out of pixel data from the plurality of cameras by:

generating at least one line of image data by multiplexing said image data captured by said plurality of cameras;

generating additional data, where said additional data comprises information regarding operating parameters of said plurality of cameras and information for demultiplexing the captured plurality of images from the generated at least one line of image data;

packetizing said at least one line of image data and said additional data to produce at least one packet of data; and

output interface circuitry configured to transmit said at least one packet of data via an output interface.

2. The imager array of claim 1 , wherein:

the imager array includes M×N cameras;

the output interface includes less than M×N output ports; and

the control circuitry is configured to time multiplex the at least one packet of data onto the output ports of the output interface.

3. The imager array of claim 1 , wherein the control circuitry further comprises memory configured to buffer the at least one packet of data until a time-slot is available on an output port of the output interface to transmit the at least one packet of data.

4. The imager array of claim 1 , wherein the additional data provides information identifying a camera.

5. The imager array of claim 1 , wherein the additional data provides information identifying at least one row of pixels within a camera.

6. The imager array of claim 1 , wherein the additional data provides information identifying at least one column of pixels within a camera.

7. The imager array of claim 1 , wherein the additional data provides information identifying the relative time of image data capture.

8. The imager array of claim 7 , wherein the additional data provides information identifying the relative start time of the image data capture.

9. The imager array of claim 7 , wherein the additional data provides information identifying the relative end time of the image data capture.

10. The imager array of claim 7 , wherein the control circuitry further comprises a counter and the additional data that provides information identifying the relative time of image data capture are generated using the counter.

11. The imager array of claim 1 , wherein the additional data provides information concerning operating parameters of the imager array.

12. The imager array of claim 11 , wherein the additional data provides the integration time of each camera.

13. The imager array of claim 11 , wherein the additional data provides the gain of each camera.

14. The imager array of claim 1 , wherein the output interface circuitry is configured to insert a frame blanking interval between transmission of the at least one packet of data via the output interface.

15. The imager array of claim 14 , wherein the output interface circuitry is further configured to insert a line blanking interval between transmission of lines of image data via the output interface.

16. The imager array of claim 1 , wherein the output interface circuitry is configured to transform the image data by performing bit reductions.

17. A method of obtaining pixel data, comprising:

separately capturing image data using an imager array having a plurality of cameras, wherein the capture of image data in at least two of the cameras is separately controllable, where each camera comprises a two dimensional arrangement of pixels having at least two pixels in each dimension and each camera is contained within a region of the imager array that does not contain pixels from another camera;

generating at least one line of image data by multiplexing said image data captured using the imager array having the plurality of cameras;

generating additional data, where said additional data comprises information regarding operating parameters of said plurality of cameras and information for demultiplexing the captured image data from the generated at least one line of image data;

packetizing said at least one line of image data and said additional data to produce at least one packet of data; and

transmitting the at least one packet of data via an output interface in the imager array.

18. The method of claim 17 , where the additional data provides information identifying a camera.

19. The method of claim 17 , where the additional data provides information identifying at least one row of pixels within a camera.

20. The method of claim 17 , where the additional data provides information identifying at least one of:

at least one column of pixels within a camera;

the relative time of pixel data capture;

the relative start time of the pixel data capture;

the relative end time of the pixel data capture;

the integration time of each camera; and

the gain of each camera.

Assignments (13)
SECURITY INTEREST Recorded May 3, 2023
From: ADEIA GUIDES INC.; ADEIA IMAGING LLC; ADEIA MEDIA HOLDINGS LLC; ADEIA MEDIA SOLUTIONS INC.; ADEIA SEMICONDUCTOR ADVANCED TECHNOLOGIES INC.; ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.; ADEIA SEMICONDUCTOR INC.; ADEIA SEMICONDUCTOR SOLUTIONS LLC; ADEIA SEMICONDUCTOR TECHNOLOGIES LLC; ADEIA SOLUTIONS LLC
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 063529/0272 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2018
From: FOTONATION CAYMAN LIMITED
To: FOTONATION LIMITED
Reel/Frame 046539/0815 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2016
From: PELICAN IMAGING CORPORATION
To: FOTONATION CAYMAN LIMITED
Reel/Frame 040675/0025 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2016
From: KIP PELI P1 LP
To: PELICAN IMAGING CORPORATION
Reel/Frame 040674/0677 →
CHANGE OF NAME Recorded Oct 19, 2016
From: DBD CREDIT FUNDING LLC
To: DRAWBRIDGE SPECIAL OPPORTUNITIES FUND LP
Reel/Frame 040423/0725 →
CHANGE OF NAME Recorded Oct 19, 2016
From: DBD CREDIT FUNDING LLC
To: DRAWBRIDGE SPECIAL OPPORTUNITIES FUND LP
Reel/Frame 040494/0930 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 21, 2016
From: MCMAHON, ANDREW KENNETH JOHN
To: PELICAN IMAGING CORPORATION
Reel/Frame 038975/0644 →
SECURITY INTEREST Recorded Jun 13, 2016
From: DBD CREDIT FUNDING LLC
To: DRAWBRIDGE OPPORTUNITIES FUND LP
Reel/Frame 039117/0345 →
SECURITY INTEREST Recorded Jun 13, 2016
From: DBD CREDIT FUNDING LLC
To: DRAWBRIDGE OPPORTUNITIES FUND LP
Reel/Frame 038982/0151 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR AND ASSIGNEE PREVIOUSLY RECORDED AT REEL: 037565 FRAME: 0439. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jan 25, 2016
From: KIP PELI P1 LP
To: DBD CREDIT FUNDING LLC
Reel/Frame 037591/0377 →
SECURITY INTEREST Recorded Jan 22, 2016
From: PELICAN IMAGING CORPORATION
To: KIP PELI P1 LP
Reel/Frame 037565/0439 →
SECURITY INTEREST Recorded Jan 22, 2016
From: PELICAN IMAGING CORPORATION
To: DBD CREDIT FUNDING LLC
Reel/Frame 037565/0417 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2016
From: PELICAN IMAGING CORPORATION
To: KIP PELI P1 LP
Reel/Frame 037565/0385 →