IP Library Granted Patent US 9,780,778
Granted Patent B2
US 9,780,778 · App. 14/883,499 · Granted Oct 3, 2017

Switch circuit and method of switching radio frequency signals

Inventors: Mark L. Burgener (San Diego, CA); James S. Cable (Del Mar, CA)
Assignee: Peregrine Semiconductor Corporation
H03K17/6871H01P1/15H03K17/063H03K17/102H03K17/693H03K19/018521H03K19/0944H04B1/40H03K2017/0803
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,780,778
App. No.
14/883,499
Granted
Oct 3, 2017
Kind
B2
Abstract

An RF switch circuit and method for switching RF signals that may be fabricated using common integrated circuit materials such as silicon, particularly using insulating substrate technologies. The RF switch includes switching and shunting transistor groupings to alternatively couple RF input signals to a common RF node, each controlled by a switching control voltage (SW) or its inverse (SW_), which are approximately symmetrical about ground. The transistor groupings each comprise one or more insulating gate FET transistors connected together in a “stacked” series channel configuration, which increases the breakdown voltage across the series connected transistors and improves RF switch compression. A fully integrated RF switch is described including control logic and a negative voltage generator with the RF switch elements. In one embodiment, the fully integrated RF switch includes an oscillator, a charge pump, CMOS logic circuitry, level-shifting and voltage divider circuits, and an RF buffer circuit.

Claims (43)

1. An RF switching circuit comprising:

(a) a first RF port;

(b) a second RF port;

(c) a switch transistor grouping having a first switch node coupled with the first RF port and a second switch node coupled with the second RF port,

(d) a shunt transistor grouping having a first shunt node coupled with the second RF port and a second shunt node coupled with a reference voltage;

(f) a control logic configured to output a first control signal and a second control signal; and

(g) a negative voltage generator coupled with the control logic, the negative voltage generator being configured to generate a negative power supply voltage with respect to the reference voltage;

wherein:

(i) the first control signal and the second control signal are each switchable between positive and negative power supplies with respect to the reference voltage;

(ii) the switch transistor grouping has a control switch node configured to receive the first control signal;

(iii) the shunt transistor grouping has a control shunt node configured to receive the second control signal; and

(iv) the RF switching circuit is fabricated as a monolithic integrated circuit.

2. The RF switching circuit of claim 1 , wherein the reference voltage is ground.

3. The RF switching circuit of claim 2 , wherein the negative voltage generator comprises a charge pump.

4. The RF switching circuit of claim 3 , further comprising:

an oscillator coupled with the charge pump, the charge pump being configured to receive clocking input signals from the oscillator;

a level shifting circuit coupled with the control logic; and

an RF buffer circuit isolating RF signal energy from the charge pump and the control logic.

5. The RF switching circuit of claim 2 , wherein the switch transistor grouping or the shunt transistor grouping comprise a plurality of stacked transistors.

6. The RF switching circuit of claim 5 , further comprising:

a plurality of switch gate resistors; and

a plurality of shunt gate resistors;

wherein:

the plurality of switch gate resistors couple the control switch node with corresponding gates of the switch transistor grouping; and

the plurality of shunt gate resistors couple the control shunt node with corresponding gates of the shunt transistor grouping.

7. The RF switching circuit of claim 2 , wherein the switch transistor grouping or the shunt transistor grouping comprise a plurality of stacked FETs, each of which having a gate that is insulated from its channel.

8. The RF switching circuit of claim 7 , wherein the integrated circuit is built on a silicon-on-insulator (SOI) substrate.

9. The RF switching circuit of claim 8 , wherein the SOI substrate comprises at least a silicon layer and a substrate layer, wherein sources and drains of the plurality of stacked FETs extend through an entire thickness of the silicon layer and further down to the insulating layer.

10. The RF switching circuit of claim 2 , wherein the integrated circuit is built on a silicon-on-insulator (SOI) substrate.

11. The RF switching circuit of claim 10 , wherein the SOI substrate comprises a thin-film silicon layer.

12. The RF switching circuit of claim 2 , wherein the first control signal is an inverted version of the second control signal.

13. The RF switching circuit of claim 12 , wherein in an operative condition, when the switch transistor grouping is enabled, the shunt transistor grouping is disabled, thereby coupling the first RF port with the second RF port, and when the switch transistor grouping is disabled, the shunt transistor grouping is enabled, thereby shunting the second RF port to ground.

14. An on-chip method of switching RF signals comprising:

(a) providing a switch transistor grouping and a shunt transistor grouping;

(b) inputting an RF signal to the switch transistor grouping;

(c) generating a negative voltage with respect to a reference voltage;

(d) generating a first control signal and a second control signal based on the negative voltage;

(e) in an ON state: enabling the switch transistor grouping using the first control signal and disabling the shunt transistor grouping using the second control signal, thereby passing the RF signal; and

(f) in an OFF state: disabling the switch transistor grouping using the first control signal and enabling the shunt transistor grouping using the second control signal, thereby blocking the RF signal from passing,

wherein

(a)-(f) are performed on a same integrated circuit.

15. The method of claim 14 , wherein the reference voltage is ground.

16. The method of claim 14 , wherein the switch transistor grouping and the shunt transistor grouping comprise FETs.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2021
From: BURGENER, MARK L.; CABLE, JAMES S.
To: PEREGRINE SEMICONDUCTOR CORPORATION
Reel/Frame 058165/0171 →
CHANGE OF NAME Recorded Jan 24, 2018
From: PEREGRINE SEMICONDUCTOR CORPORATION
To: PSEMI CORPORATION
Reel/Frame 045749/0391 →
Continuity (7)
Continuation 14062791 · Oct 24, 2013
Continuation 12980161 · Dec 28, 2010
Continuation 12315395 · Dec 1, 2008
Continuation 11582206 · Oct 16, 2006
Continuation 10922135 · Aug 18, 2004
Continuation 10267531 · Oct 8, 2002
Related Publication 20160191051A1 · Jun 30, 2016