IP Library Granted Patent US 10,008,571
Granted Patent B2
US 10,008,571 · App. 14/921,412 · Granted Jun 26, 2018

Semiconductor wafer, semiconductor device, and method for manufacturing nitride semiconductor layer

Inventors: Yoshiyuki Harada (Tokyo, JP); Toshiki Hikosaka (Kanagawa-ken, JP); Hisashi Yoshida (Kanagawa-ken, JP); Hung Hung (Kanagawa-ken, JP); Naoharu Sugiyama (Kanagawa-ken, JP); Shinya Nunoue (Chiba-ken, JP)
Assignee: ALPAD CORPORATION
H01L29/2003H01L21/0254H01L21/02458H01L21/02505H01L21/02617H01L29/0684H01L29/205H01L29/36H01L33/0075H01L33/06H01L33/12H01L33/32H01S5/34333
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,008,571
App. No.
14/921,412
Granted
Jun 26, 2018
Kind
B2
Abstract

According to one embodiment, a semiconductor wafer includes a substrate, an AlN buffer layer, a foundation layer, a first high Ga composition layer, a high Al composition layer, a low Al composition layer, an intermediate unit and a second high Ga composition layer. The first layer is provided on the foundation layer. The high Al composition layer is provided on the first layer. The low Al composition layer is provided on the high Al composition layer. The intermediate unit is provided on the low Al composition layer. The second layer is provided on the intermediate unit. The first layer has a first tensile strain and the second layer has a second tensile strain larger than the first tensile strain. Alternatively, the first layer has a first compressive strain and the second layer has a second compressive strain smaller than the first compressive strain.

Claims (42)

1. A semiconductor wafer, comprising:

a substrate having a first surface;

an AlN buffer layer provided on the first surface of the substrate;

a first layer provided on the AlN buffer layer, the first layer comprising a first nitride semiconductor comprising Al and Ga;

a second layer provided on the first layer, the second layer comprising a second nitride semiconductor comprising Ga;

a third layer provided on the second layer, the third layer comprising a third nitride semiconductor comprising Al and Ga, a Ga composition ratio in the third layer being lower than a Ga composition ratio in the second layer;

a fourth layer provided directly on the third layer, the fourth layer comprising a fourth semiconductor comprising Al and Ga, a Ga composition ratio in the fourth layer being lower than the Ga composition ratio in the second layer, an Al composition ratio in the fourth layer being lower than an Al composition ratio in the third layer;

an intermediate unit provided on the fourth layer, the intermediate unit comprising one element selected from the group consisting of Si, Mg, and B, a thickness of the intermediate unit being not less than a 0.2 atom layer and not more than 3 nanometers; and

a fifth layer provided on the intermediate unit, the fifth layer having a composition same as a composition of the second layer,

the fifth layer having a tensile strain, and

the second layer having a compressive strain.

2. The semiconductor wafer according to claim 1 , wherein a coefficient of thermal expansion of the substrate is less than a coefficient of thermal expansion of the second nitride semiconductor.

3. The semiconductor wafer according to claim 1 , wherein

the third layer receives a tensile strain, and

the third layer has a first lattice spacing along a first axis parallel to the first surface,

a difference between the first lattice spacing and a second lattice spacing is not less than 0.6% and not more than 1.4% of the second lattice spacing, the second lattice spacing is a lattice spacing of an unstrained nitride semiconductor having a composition same as a composition of the third layer.

4. The semiconductor wafer according to claim 1 , wherein

a concentration of an impurity of at least one of an acceptor and a donor in the third layer is not more than 1×10 18 cm −3 , and

a concentration of an impurity of at least one of an acceptor and a donor in the fourth layer is not more than 1×10 18 cm −3 .

5. The semiconductor wafer according to claim 1 , wherein a thickness of the intermediate unit is thinner than a thickness of the third layer.

6. The semiconductor wafer according to claim 1 , wherein the intermediate unit is provided in an island configuration.

7. The semiconductor wafer according to claim 1 , wherein the intermediate unit includes one selected from SiN, MgN, and BN.

8. The semiconductor wafer according to claim 1 , wherein an Al composition ratio to group III elements in the fourth layer is not less than 0.2 and not more than 0.8.

9. The semiconductor wafer according to claim 1 , wherein a thickness of the second layer is not less than 100 nanometers and not more than 5 micrometers.

10. The semiconductor wafer according to claim 1 , wherein a thickness of the fifth layer is not less than 100 nanometers and not more than 5 micrometers.

11. The semiconductor wafer according to claim 1 , wherein the substrate is one selected from a Si substrate, a SiC substrate, a GaP substrate, and an InP substrate.

12. The semiconductor wafer according to claim 1 , wherein a dislocation density in the fifth layer is not more than 2×10 9 /cm 2 .

13. The semiconductor device according to claim 1 , wherein the intermediate unit includes multiple openings.

14. A semiconductor device comprising:

a substrate having a first surface;

an AlN buffer layer of AlN, the AlN buffer layer being provided on the first surface of the substrate;

a first layer provided on the AlN buffer layer, the first layer comprising a first nitride semiconductor comprising Al and Ga;

a second layer provided on the first layer, the second layer comprising a second nitride semiconductor comprising Ga;

a third layer provided on the second layer, the third layer comprising a third nitride semiconductor comprising Al, a Ga composition ratio in the third layer being lower than a Ga composition ratio in the second layer;

a fourth layer provided directly on the third layer, the fourth layer comprising a fourth semiconductor comprising Al and Ga, a Ga composition ratio in the fourth layer being lower than the Ga composition ratio in the second layer, an Al composition ratio in the fourth layer being lower than an Al composition ratio in the third layer;

an intermediate unit provided on the fourth layer, the intermediate unit comprising one selected from Si, Mg, and B, a thickness of the intermediate unit being not less than a 0.2 atom layer and not more than 3 nanometers;

a fifth layer provided on the intermediate unit, the fifth layer having a composition same as a composition of the second layer; and

a functional layer provided on fifth layer,

the fifth layer having a tensile strain, and

the second layer having a compressive strain.

15. The semiconductor device according to claim 14 , wherein a coefficient of thermal expansion of the substrate is less than a coefficient of thermal expansion of the fifth nitride semiconductor.

16. The semiconductor device according to claim 14 , wherein the intermediate unit includes one selected from SiN, MgN, and BN.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: ALPAD CORPORATION
Reel/Frame 044258/0945 →
Priority Claims (1)
JP 2012-208567 · Sep 21, 2012 · national
Continuity (2)
Division 13868275 · Apr 23, 2013
Related Publication 20160043183A1 · Feb 11, 2016