IP Library Patent Application 14922577
Patent Application
App. No. 14/922,577

MEMORY CONTROLLER, MEMORY DEVICE, DATA TRANSFER SYSTEM, DATA TRANSFER METHOD, AND COMPUTER PROGRAM PRODUCT

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/922,577
Abstract

A memory controller that controls data transfer performed between a memory device and another memory device, the memory controller includes: an acquiring unit that acquires command information which contains first address information indicating a first memory area to be accessed during the data transfer; a determining unit that determines whether the first memory area belongs to a specific external address space which represents a specific address space in an external memory; and a converting unit that, when the first memory area belongs to the specific external address space, converts, based on conversion information indicating correspondence relationship between the specific external address space and a specific internal address space which represents a specific address space in the first memory device, the first address information into second address information indicating a second memory area belonging to the specific internal address space.

Claims (42)

1 . A memory controller that controls data transfer performed between a memory device and another memory device, the memory controller comprising:

an acquiring unit that acquires command information which contains first address information indicating a first memory area to be accessed during the data transfer;

a determining unit that determines whether the first memory area belongs to a specific external address space which represents a specific address space in an external memory; and

a converting unit that, when the first memory area belongs to the specific external address space, converts, based on conversion information indicating correspondence relationship between the specific external address space and a specific internal address space which represents a specific address space in the first memory device, the first address information into second address information indicating a second memory area belonging to the specific internal address space.

2 . The memory controller according to claim 1 , wherein the memory device as well as the other memory device is a solid state drive (SSD).

3 . The memory controller according to claim 2 , wherein the command information contains information for performing operations complying with SATA standard.

4 . The memory controller according to claim 2 , wherein the command information contains information for performing operations complying with SCSI standard.

5 . The memory controller according to claim 2 , wherein the command information contains information for performing operations complying with NVMe standard.

6 . The memory controller according to claim 1 , wherein the specific internal address space is set in a work area of the memory device.

7 . The memory controller according to claim 1 , further comprising:

a buffer memory that is used to temporarily store data to be subjected to the data transfer; and

a transferring unit that transfers the data among the memory device, the other memory device, and the external memory according to the command information, wherein

when the first memory area belongs to the specific external address space, the transferring unit transfers the data to the second memory area without transferring the data to the buffer memory.

8 . A memory device comprising a memory controller that controls data transfer performed between a memory device and another memory device, wherein

the memory controller includes

an acquiring unit that acquires command information which contains first address information indicating a first memory area to be accessed during the data transfer,

a determining unit that determines whether the first memory area belongs to a specific external address space which represents a specific address space in an external memory, and

a converting unit that, when the first memory area belongs to the specific external address space, converts, based on conversion information indicating correspondence relationship between the specific external address space and a specific internal address space which represents a specific address space in the first memory device, the first address information into second address information indicating a second memory area belonging to the specific internal address space.

9 . A data transfer system comprising:

a memory device;

another memory device; and

a control device, wherein

the memory device includes a memory controller that controls data transfer performed with the other memory device,

the control device includes an external memory and generates command information which contains first address information indicating a first memory area to be accessed during the data transfer, and

the memory controller includes

an acquiring unit that acquires the command information,

a determining unit that determines whether the first memory area belongs to a specific external address space which represents a specific address space in the external memory, and

a converting unit that, when the first memory area belongs to the specific external address space, converts, based on conversion information indicating correspondence relationship between the specific external address space and a specific internal address space which represents a specific address space in the first memory device, the first address information into second address information indicating a second memory area belonging to the specific internal address space.

10 . The data transfer system according to claim 9 , wherein

the memory device is used as a memory device for reading, and

the other memory device is used as a memory device for writing.

11 . The data transfer system according to claim 9 , wherein

the memory device is used as a memory device for writing, and

the other memory device is used as a memory device for reading.

12 . A data transfer method for controlling data transfer performed between a memory device and another memory device, the data transfer method comprising:

acquiring command information which contains first address information indicating a first memory area to be accessed during the data transfer;

determining whether the first memory area belongs to a specific external address space which represents a specific address space in an external memory; and

converting that, when the first memory area belongs to the specific external address space, includes converting, based on conversion information indicating correspondence relationship between the specific external address space and a specific internal address space which represents a specific address space in the first memory device, the first address information into second address information indicating a second memory area belonging to the specific internal address space.

13 . A computer program product having a non-transitory computer readable medium including a data transfer program, wherein the data transfer program, when executed by a computer that controls a memory device which performs data transfer with another memory device, causes the computer to perform:

acquiring command information which contains first address information indicating a first memory area to be accessed during the data transfer;

determining whether the first memory area belongs to a specific external address space which represents a specific address space in an external memory; and

converting that, when the first memory area belongs to the specific external address space, includes converting, based on conversion information indicating correspondence relationship between the specific external address space and a specific internal address space which represents a specific address space in the first memory device, the first address information into second address information indicating a second memory area belonging to the specific internal address space.

Assignments (4)
MERGER AND CHANGE OF NAME Recorded Jan 21, 2022
From: TOSHIBA MEMORY CORPORATION; K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 058805/0696 →
CHANGE OF NAME Recorded Jan 21, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 058805/0801 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043088/0620 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2015
From: HASEGAWA, YOHEI; SAITO, YOSHIKI; ASANO, SHIGEHIRO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 036881/0367 →