IP Library Granted Patent US 10,129,972
Granted Patent B2
US 10,129,972 · App. 14/928,055 · Granted Nov 13, 2018

Frame elements for package structures comprising printed circuit boards (PCBs)

Inventors: Martin Fritz (Munich, DE); Bernhard Gebauer (Tuntenhausen, DE); Lueder Elbrecht (Munich, DE); Martin Handtmann (Riemerling, DE); Oliver Wiedenmann (Munich, DE); Sergej Scherer (Munich, DE)
Assignee: Avago Technologies International Sales Pte. Limited
H05K1/0216H01L23/552H05K1/0298H01L2224/16225H01L2924/181H05K1/181H05K3/284H05K999/99H05K2201/2018H05K2203/1316
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,129,972
App. No.
14/928,055
Granted
Nov 13, 2018
Kind
B2
Abstract

An apparatus, includes a substrate, an electronic component disposed over the substrate, and a frame element disposed over the substrate. The frame element provides structural rigidity to the apparatus. The apparatus also includes an encapsulating material disposed over an upper surface of the substrate, the electronic component and the frame element. An electrically conductive layer is disposed over the encapsulating material.

Claims (35)

1. An apparatus, comprising:

a substrate having an upper surface and a lower surface;

an electronic component disposed over the substrate;

an upper metallization disposed over the upper surface;

a frame element disposed directly on the upper metallization, the frame element comprising an outer wall disposed along a perimeter of the substrate, and a plurality of compartments disposed within a perimeter of the frame element, the frame element being configured to provide structural rigidity to the apparatus;

an encapsulating material disposed over an upper surface of the substrate, the electronic component and the frame element, the encapsulating material having upper surface and sides; and

an electrically conductive layer disposed over the upper surface and the sides of the encapsulating material.

2. The apparatus of claim 1 , wherein the electronic component is one of a plurality of electronic components, and at least one of the plurality of electronic components has a first height that is a maximum electronic component height.

3. The apparatus of claim 2 , wherein the frame element has a second height that is not greater than the first height.

4. The apparatus of claim 3 , wherein the encapsulating material has a thickness that is greater than the first height.

5. The apparatus of claim 1 , wherein the electrically conductive layer is disposed over a sidewall of the substrate.

6. The apparatus of claim 2 , wherein the frame element has a second height that is greater than the first height.

7. The apparatus of claim 6 , wherein the encapsulating material has a thickness that is substantially the same as the second height.

8. The apparatus of claim 1 , wherein the frame element comprises an electrically conductive material.

9. The apparatus of claim 1 , wherein the frame element comprises a dielectric material.

10. The apparatus of claim 1 , wherein the substrate comprises a plurality of layers.

11. The apparatus of claim 10 , wherein the substrate comprises a plurality of electrically conductive vias.

12. The apparatus of claim 1 , wherein each of the plurality of compartments are substantially surrounded by walls of the frame element.

13. The apparatus of claim 12 , wherein the electronic component is one of a plurality of electronic components, and each of the plurality of compartments comprises at least one of the plurality of electronic components.

14. The apparatus of claim 12 , wherein the electronic component is one of a plurality of electronic components, and at least one of the electronic components has a first height that is a maximum electronic component height.

15. The apparatus of claim 14 , wherein the frame element has a second height that is not greater than the first height.

16. The apparatus of claim 15 , wherein the encapsulating material has a thickness that is greater than the second height.

17. The apparatus of claim 1 , wherein the frame element configured to provide electromagnetic shielding.

18. The apparatus of claim 14 , wherein the frame element has a second height that is greater than the first height.

19. The apparatus of claim 18 , wherein the encapsulating material has a thickness that is substantially the same as the second height.

20. The apparatus of claim 13 , wherein the frame element comprises an electrically conductive material configured to provide electromagnetic shielding of electronic components disposed in different compartments of the frame element.

21. The apparatus of claim 12 , wherein the frame element comprises a dielectric material.

22. The apparatus of claim 12 , wherein the substrate comprises a plurality of layers.

23. The apparatus of claim 22 , wherein the substrate comprises a plurality of electrically conductive vias.

24. The apparatus of claim 1 , wherein the plurality of compartments comprise respective interior walls separating one of the plurality of compartments from another of the plurality.

25. The apparatus of claim 1 , wherein the substrate has sides, and the electrically conductive layer is disposed over the sides of the substrate.

26. The apparatus of claim 1 , wherein the electrically conductive layer is electrically connected to a reference ground.

27. The apparatus of claim 1 , wherein the electrically conductive layer is not electrically connected to a reference ground.

28. The apparatus of claim 1 , further comprising a lower metallization disposed over the lower surface of the substrate.

29. The apparatus of claim 1 , wherein the upper metallization has a substantially identical shape as the frame element.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE OF THE MERGER AND APPLICATION NOS. 13/237,550 AND 16/103,107 FROM THE MERGER PREVIOUSLY RECORDED ON REEL 047231 FRAME 0369. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048549/0113 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047231/0369 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2015
From: FRITZ, MARTIN; GEBAUER, BERNHARD; ELBRECHT, LUEDER; HANDTMANN, MARTIN; WIEDENMANN, OLIVER; SCHERER, SERGEJ
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 036924/0064 →
Continuity (1)
Related Publication 20170127523A1 · May 4, 2017