IP Library Granted Patent US 10,281,970
Granted Patent B2
US 10,281,970 · App. 14/929,732 · Granted May 7, 2019

Control device, system, and computer program product

Inventors: Hiroyoshi Haruki (Kanagawa, JP); Koichi Fujisaki (Kanagawa, JP); Junichi Segawa (Kanagawa, JP); Satoshi Shirai (Kanagawa, JP); Yusuke Shirota (Kanagawa, JP); Akihiro Shibata (Tokyo, JP); Masaya Tarui (Kanagawa, JP); Tetsuro Kimura (Tokyo, JP); Tatsunori Kanai (Kanagawa, JP); Haruhiko Toyama (Kanagawa, JP)
Assignee: TOSHIBA MEMORY CORPORATION
G06F1/3234G06F1/263G06F1/3212G06F1/3228G06F1/3237G06F1/3287Y02D10/128Y02D10/171Y02D10/174Y02D50/20
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,281,970
App. No.
14/929,732
Granted
May 7, 2019
Kind
B2
Abstract

According to an embodiment, a control device includes a calculator and a setting unit. The calculator is configured to calculate a system processing time indicating a time required for processing executed after a system, the system including a plurality of elements, power to each element being individually controlled, resumes from a sleep state in which the number of elements supplied with power is limited to a predetermined number and an operation of the system is stopped. The setting unit is configured to set a mode indicating an operation state of the system according to the system processing time calculated by the calculator when a resume factor indicating a factor for resuming the system from the sleep state occurs.

Claims (22)

1. A control device comprising:

a setting circuit configured to, when there occurs in a sleep state a plurality of interrupt waits for waiting for starts of a plurality of interrupt processes each of which is a factor for resuming a system, the system including a plurality of elements, power to each element being individually controlled, from the sleep state in which the number of elements supplied with power is limited to a predetermined number and an operation of the system is stopped, set, a mode indicating an operation state of the system during a time of resuming from the sleep state according to a system processing time indicating a time required for the plurality of interrupt processes that is executed so as to at least partially overlap each other, the overlapping interrupt processes being executed after the system resumes from the sleep state, the system processing time being determined based on information in which an interrupt type, an interrupt latency, and an interrupt processing time are associated with each other, the interrupt latency indicating a time that elapses from when the interrupt wait occurs to when the interrupt process starts, the interrupt processing time indicating a time required for the interrupt process.

2. A control device comprising:

a setting circuit configured to, when there occurs in a sleep state a plurality of interrupt waits for waiting for starts of a plurality of interrupt processes each of which is a factor for resuming a system, the system operating in any of a plurality of modes with different amounts of power consumption, from the sleep state, select and set from the plurality of modes a mode indicating an operation state of the system during a time of resuming from the sleep state on the basis of a system processing time indicating a time required for the plurality of interrupt processes that is executed so as to at least partially overlap each other, the overlapping interrupt processes being executed after the system resumes from the sleep state, the system processing time being determined based on information in which an interrupt type, an interrupt latency, and an interrupt processing time are associated with each other, the interrupt latency indicating a time that elapses from when the interrupt wait occurs to when the interrupt process starts, the interrupt processing time indicating a time required for the interrupt process.

3. A control device comprising:

a setting circuit configured to, when there occurs in a sleep state a plurality of interrupt waits for waiting for starts of a plurality of interrupt processes each of which is a factor for resuming a system, the system operating in any of a plurality of modes with different amounts of power consumption, from the sleep state,

set a mode indicating an operation state of the system during a time of resuming from the sleep state to a low mode of the plurality of modes when a system processing time, which indicates a time required for the plurality of interrupt processes that is executed so as to at least partially overlap each other, is lower than a predetermined value, the overlapping interrupt processes being executed after the system resumes from the sleep state, the system processing time being determined based on information in which an interrupt type, an interrupt latency, and an interrupt processing time are associated with each other, the interrupt latency indicating a time that elapses from when the interrupt wait occurs to when the interrupt process starts, the interrupt processing time indicating a time required for the interrupt process, and

set the mode indicating the operation state of the system during the time of resuming from the sleep state to a high mode of the plurality of modes when the system processing time is equal to or higher than the predetermined value, and

the high mode is a mode with a higher amount of power consumption than that of the low mode.

4. An information processing system operating in any of a plurality of modes with different amounts of power consumption, the system being configured to perform functions, the functions comprising:

when there occurs in a sleep state a plurality of interrupt waits for waiting for starts of a plurality of interrupt processes each of which is a factor for resuming the system from the sleep state,

causing the system during a time of resuming from the sleep state to operate in a low mode of the plurality of modes when a system processing time, which indicates a time required for the plurality of interrupt processes that is executed so as to at least partially overlap each other, is lower than a predetermined value, the overlapping interrupt processes being executed after the system resumes from the sleep state, the system processing time being determined based on information in which an interrupt type, an interrupt latency, and an interrupt processing time are associated with each other, the interrupt latency indicating a time that elapses from when the interrupt wait occurs to when the interrupt process starts, the interrupt processing time indicating a time required for the interrupt process, and

causing the system during the time of resuming from the sleep state to operate in a high mode of the plurality of modes when the system processing time is equal to or higher than the predetermined value, wherein

the high mode is a mode with a higher amount of power consumption than that of the low mode.

5. An information processing system operating in any of a plurality of modes with different amounts of power consumption, the system being configured to perform functions, the functions comprising:

when there occurs in a sleep state a plurality of interrupt waits for waiting for starts of a plurality of interrupt processes each of which is a factor for resuming the system from the sleep state, causing the system during a time of resuming from the sleep state to operate in a mode, of the plurality of modes, that is based on a processing time of the plurality of interrupt processes that is executed so as to at least partially overlap each other, the overlapping interrupt processes being executed after the system resumes from the sleep state, the processing time being determined based on information in which an interrupt type, an interrupt latency, and an interrupt processing time are associated with each other, the interrupt latency indicating a time that elapses from when the interrupt wait occurs to when the interrupt process starts, the interrupt processing time indicating a time required for the interrupt process.

6. A control device comprising:

a setting circuit configured to, when there occurs in a sleep state a plurality of interrupt waits for waiting for starts of a plurality of interrupt processes each of which is a factor for resuming a system, the system including a plurality of elements, power to each element being individually controlled, from the sleep state in which the number of elements supplied with power is limited to a predetermined number and an operation of the system is stopped, set a mode indicating an operation state of the system during a time of resuming from the sleep state such that, as a system processing time, which indicates a time required for the plurality of interrupt processes that is executed so as to at least partially overlap each other, increases, the number of elements which are operated increases, the overlapping interrupt processes being executed after the system resumes from the sleep state, the system processing time being determined based on information in which an interrupt type, an interrupt latency, and an interrupt processing time are associated with each other, the interrupt latency indicating a time that elapses from when the interrupt wait occurs to when the interrupt process starts, the interrupt processing time indicating a time required for the interrupt process.

7. A control device being configured to perform functions, the functions comprising:

when there occurs in a sleep state a plurality of interrupt waits for waiting for starts of a plurality of interrupt processes each of which is a factor for resuming a system, the system including a plurality of elements, power to each element being individually controlled, from the sleep state, setting a mode indicating an operation state of the system during a time of resuming from the sleep state such that, as a system processing time, which indicates a time required for the plurality of interrupt processes that is executed so as to at least partially overlap each other, increases, the number of elements which are operated increases, the overlapping interrupt processes being executed after the system resumes from the sleep state, the system processing time being determined based on information in which an interrupt type, an interrupt latency, and an interrupt processing time are associated with each other, the interrupt latency indicating a time that elapses from when the interrupt wait occurs to when the interrupt process starts, the interrupt processing time indicating a time required for the interrupt process.

8. An information processing system including a plurality of elements, power to each element being individually controlled, the system being configured to perform functions, the functions comprising:

when there occurs in a sleep state a plurality of interrupt waits for waiting for starts of a plurality of interrupt processes each of which is a factor for resuming the system from the sleep state, causing the system during a time of resuming from the sleep state to operate such that, as a processing time of the plurality of interrupt processes that is executed so as to at least partially overlap each other, increases, the number of elements which are operated increases, the overlapping interrupt processes being executed after the system resumes from the sleep state, the processing time being determined based on information in which an interrupt type, an interrupt latency, and an interrupt processing time are associated with each other, the interrupt latency indicating a time that elapses from when the interrupt wait occurs to when the interrupt process starts, the interrupt processing time indicating a time required for the interrupt process.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 042823/0384 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2015
From: HARUKI, HIROYOSHI; FUJISAKI, KOICHI; SEGAWA, JUNICHI; SHIRAI, SATOSHI; SHIROTA, YUSUKE; SHIBATA, AKIHIRO; TARUI, MASAYA; KIMURA, TETSURO; KANAI, TATSUNORI; TOYAMA, HARUHIKO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 036935/0356 →
Priority Claims (1)
JP 2012-010161 · Jan 20, 2012 · national
Continuity (2)
Continuation 13724106 · Dec 21, 2012
Related Publication 20160070333A1 · Mar 10, 2016