IP Library Granted Patent US 9,344,253
Granted Patent B2
US 9,344,253 · App. 14/935,211 · Granted May 17, 2016

Radio communication apparatus and radio communication method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,344,253
App. No.
14/935,211
Granted
May 17, 2016
Kind
B2
Abstract

Provided is a radio communication device which can make Acknowledgement (ACK) reception quality and Negative Acknowledgement (NACK) reception quality to be equal to each other. The device includes: a scrambling unit ( 214 ) which multiplies a response signal after modulated, by a scrambling code “1” or “e −j(π/2) ” so as to rotate a constellation for each of response signals on a cyclic shift axis; a spread unit ( 215 ) which performs a primary spread of the response signal by using a Zero Auto Correlation (ZAC) sequence set by a control unit ( 209 ); and a spread unit ( 218 ) which performs a secondary spread of the response signal after subjected to the primary spread, by using a block-wise spread code sequence set by the control unit ( 209 ).

Claims (23)

1. A device comprising:

circuitry that multiplies a symbol representing an Acknowledgment (ACK) or Negative Acknowledgement (NACK) with a sequence defined by one of a plurality of cyclic shift values and that also multiples the symbol by e j(π/2) when an index of a resource to which a physical uplink control channel is mapped is odd, said one of the plurality of cyclic shift values being determined from the index; and

a transmitter that transmits the multiplied symbol on the physical uplink control channel.

2. The device according to claim 1 , wherein said circuitry multiplies the symbol by e j(π/2) depending on said one of the plurality of cyclic shift values.

3. The device according to claim 1 , wherein said circuitry multiplies the symbol by e j(π/2) depending on the sequence defined by said one of the plurality of cyclic shift values.

4. The device according to claim 1 , wherein said circuitry multiplies the symbol by e j(π/2) when the resource is one of two resources and multiplies the symbol by 1 when the resource is the other of said two resources, said two resources being respectively associated with two cyclic shift values of the plurality of cyclic shift values, and a difference between said two cyclic shift values being a given value.

5. The device according to claim 1 , wherein said circuitry further multiplies the symbol with one of a plurality of orthogonal sequences, said one of the plurality of orthogonal sequences being determined from the index.

6. The device according to claim 5 , wherein said circuitry multiplies the symbol by e j(π/2) when the resource is one of two resources and multiplies the symbol by 1 when the resource is the other of said two resources, said two resources being associated with one of the plurality of orthogonal sequences and being respectively associated with two cyclic shift values of the plurality of cyclic shift values, and a difference between said two cyclic shift values being a given value.

7. A device comprising:

circuitry that multiplies a symbol representing an Acknowledgment (ACK) or Negative Acknowledgement (NACK) with a sequence defined by one of a plurality of cyclic shift values, that also multiples the symbol by e j(π/2) when an index of a resource to which a physical uplink control channel is mapped is odd, and that does not multiply the symbol by e j(π/2) when the index is even, said one of the plurality of cyclic shift values being determined from the index; and

a transmitter that transmits the multiplied symbol on the physical uplink control channel.

8. The device according to claim 7 , wherein said circuitry scrambles the symbol by multiplying the symbol by e j(π/2) when the index is odd and not multiplying the symbol by e j(π/2) when the index is even.

9. The device according to claim 7 , wherein said circuitry multiplies the symbol by e j(π/2) depending on said one of the plurality of cyclic shift values.

10. The device according to claim 7 , wherein said circuitry multiplies the symbol by e j(π/2) depending on the sequence defined by said one of the plurality of cyclic shift values.

11. The device according to claim 7 , wherein said circuitry multiplies the symbol by e j(π/2) when the resource is one of two resources and does not multiply the symbol by e j(π/2) when the resource is the other of said two resources, said two resources being respectively associated with two cyclic shift values of the plurality of cyclic shift values, and a difference between said two cyclic shift values being a given value.

12. The device according to claim 7 , wherein said circuitry further multiplies the symbol with one of a plurality of orthogonal sequences, said one of the plurality of orthogonal sequences being determined from the index.

13. The device according to claim 12 , wherein said circuitry multiplies the symbol by e j(π/2) when the resource is one of two resources and does not multiply the symbol by e j(π/2) when the resource is the other of said two resources, said two resources being associated with one of the plurality of orthogonal sequences and being respectively associated with two cyclic shift values of the plurality of cyclic shift values, and a difference between said two cyclic shift values being a given value.

14. A method comprising:

multiplying a symbol representing an Acknowledgment (ACK) or Negative Acknowledgement (NACK) with a sequence defined by one of a plurality of cyclic shift values, and also multiplying the symbol by e j(π/2) when an index of a resource to which a physical uplink control channel is mapped is odd, said one of the plurality of cyclic shift values being determined from the index; and

transmitting the multiplied symbol on the physical uplink control channel.

15. A method comprising:

multiplying a symbol representing an Acknowledgment (ACK) or Negative Acknowledgement (NACK) with a sequence defined by one of a plurality of cyclic shift values, also multiplying the symbol by e j(π/2) when an index of a resource to which a physical uplink control channel is mapped is odd, and not multiplying the symbol by e j(π/2) when the index is even, said one of the plurality of cyclic shift values being determined from the index; and

transmitting the multiplied symbol on the physical uplink control channel.

Assignments (2)
CHANGE OF NAME Recorded May 9, 2022
From: PANASONIC CORPORATION
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 060119/0989 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2016
From: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
To: PANASONIC CORPORATION
Reel/Frame 039551/0064 →