IP Library Granted Patent US 9,942,598
Granted Patent B2
US 9,942,598 · App. 14/948,907 · Granted Apr 10, 2018

Wideband tuner architecture

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,942,598
App. No.
14/948,907
Granted
Apr 10, 2018
Kind
B2
Abstract

A wideband receiver system comprises a mixer module, a wideband analog-to-digital converter (ADC) module, and digital circuitry. The mixer module is configured to downconvert a plurality of frequencies that comprises a plurality of desired television channels and a plurality of undesired television channels. The wideband ADC module is configured to digitize the swatch of frequencies comprising the plurality of desired television channels and the plurality of undesired television channels. The digital circuitry is configured to select the desired plurality of television channels from the digitized plurality of frequencies, and output the selected plurality of television channels to a demodulator as a digital datastream.

Claims (104)

1. A wideband receiver system comprising:

a wideband analog-to-digital converter (ADC) module configured to digitize a plurality of frequencies comprising a plurality of desired television channels and a plurality of undesired television channels, said plurality of frequencies having been received and downconverted; and

digital circuitry configured to:

select said plurality of desired television channels from said digitized plurality of frequencies by frequency shifting said selected plurality of desired television channels using a plurality of complex mixers; and

output said selected plurality of television channels to a demodulator as a digital datastream.

2. The wideband receiver system of claim 1 , wherein said output of said digital datastream is via a serial interface.

3. The wideband receiver system of claim 1 , wherein said output of said digital datastream is via a parallel interface.

4. The wideband receiver system of claim 1 , comprising a mixer module configured to upconvert said digital datastream.

5. The wideband receiver system of claim 1 , wherein said wideband analog-to-digital converter comprises:

a first ADC configured to generate a digital in-phase signal; and

a second ADC configured to generate a digital quadrature signal.

6. The wideband receiver system of claim 1 , wherein:

prior to said frequency shift, said selected plurality of desired television channels occupy non-contiguous portions of a frequency spectrum; and

after said frequency shift, said selected plurality of desired television channels occupy a contiguous frequency spectrum.

7. The wideband receiver system of claim 1 , wherein said digital circuitry comprises a plurality of channel filters configured to filter said plurality of desired television channels.

8. The wideband receiver system of claim 7 , wherein each one of said plurality of channel filters is a finite impulse response filter.

9. The wideband receiver system of claim 1 , wherein said digital circuitry is configured to reduce a sample rate of one or more of said selected plurality of television channels.

10. A method comprising:

in a wideband receiver system:

digitizing, by a wideband analog-to-digital converter (ADC) module of said wideband receiver system, a plurality of frequencies comprising a plurality of desired television channels and a plurality of undesired television channels, said plurality of frequencies having been received and downconverted;

selecting, by digital circuitry of said wideband receiver system, said plurality of desired television channels from said digitized plurality of frequencies, wherein said selecting comprises frequency shifting said selected plurality of desired television channels via a plurality of complex mixers of said digital circuitry; and

outputting, by said digital circuitry of said wideband receiver system, said selected plurality of television channels to a demodulator as a digital datastream.

11. The method of claim 10 , comprising outputting, by said digital circuitry of said wideband receiver system, said digital datastream via a serial interface.

12. The method of claim 10 , comprising outputting, by said digital circuitry of said wideband receiver system, said digital datastream via a parallel interface.

13. The method of claim 10 , comprising upconverting, by a mixer module of said wideband receiver system, said digital datastream.

14. The method of claim 10 , comprising:

generating, via a first ADC of said wideband analog-to-digital converter, a digital in-phase signal; and

generating, via a second ADC of said wideband analog-to-digital converter, a digital quadrature signal.

15. The method of claim 10 , wherein:

prior to said frequency shifting, said selected plurality of desired television channels occupy non-contiguous portions of a frequency spectrum; and

after said frequency shifting, said selected plurality of desired television channels occupy a contiguous frequency spectrum.

16. The method of claim 10 , wherein said digital circuitry comprises a plurality of channel filters configured to filter said plurality of desired television channels.

17. The method of claim 16 , wherein each one of said plurality of channel filters is a finite impulse response filter.

18. The method of claim 10 , comprising reducing, by said digital circuitry, a sample rate of one or more of said selected plurality of desired television channels.

19. A wideband receiver system comprising:

a wideband analog-to-digital converter (ADC) module configured to digitize a plurality of frequencies comprising a plurality of desired television channels and a plurality of undesired television channels, said plurality of frequencies having been received and downconverted; and

digital circuitry configured to:

select said plurality of desired television channels from said digitized plurality of frequencies, wherein said digital circuitry comprises a plurality of channel filters configured to filter said plurality of desired television channels; and

output said selected plurality of television channels to a demodulator as a digital datastream.

20. The wideband receiver system of claim 19 , wherein said output of said digital datastream is via a serial interface.

21. The wideband receiver system of claim 19 , wherein said output of said digital datastream is via a parallel interface.

22. The wideband receiver system of claim 19 , comprising a mixer module configured to upconvert said digital datastream.

23. The wideband receiver system of claim 19 , wherein said wideband analog-to-digital converter comprises:

a first ADC configured to generate a digital in-phase signal; and

a second ADC configured to generate a digital quadrature signal.

24. The wideband receiver system of claim 19 , wherein said digital circuitry comprises a plurality of complex mixers configured to frequency shift said selected plurality of desired television channels.

25. The wideband receiver system of claim 24 , wherein:

prior to said frequency shift, said selected plurality of desired television channels occupy non-contiguous portions of a frequency spectrum; and

after said frequency shift, said selected plurality of desired television channels occupy a contiguous frequency spectrum.

26. The wideband receiver system of claim 19 , wherein each one of said plurality of channel filters is a finite impulse response filter.

27. The wideband receiver system of claim 19 , wherein said digital circuitry is configured to reduce a sample rate of one or more of said selected plurality of television channels.

28. A method comprising:

in a wideband receiver system:

digitizing, by a wideband analog-to-digital converter (ADC) module of said wideband receiver system, a plurality of frequencies comprising a plurality of desired television channels and a plurality of undesired television channels, said plurality of frequencies having been received and downconverted;

selecting, by digital circuitry of said wideband receiver system, said plurality of desired television channels from said digitized plurality of frequencies, wherein said digital circuitry comprises a plurality of channel filters configured to filter said plurality of desired television channels; and

outputting, by said digital circuitry of said wideband receiver system, said selected plurality of television channels to a demodulator as a digital datastream.

29. The method of claim 28 , comprising outputting, by said digital circuitry of said wideband receiver system, said digital datastream via a serial interface.

30. The method of claim 28 , comprising outputting, by said digital circuitry of said wideband receiver system, said digital datastream via a parallel interface.

31. The method of claim 28 , comprising upconverting, by a mixer module of said wideband receiver system, said digital datastream.

32. The method of claim 28 , comprising:

generating, via a first ADC of said wideband analog-to-digital converter, a digital in-phase signal; and

generating, via a second ADC of said wideband analog-to-digital converter, a digital quadrature signal.

33. The method of claim 28 , comprising frequency shifting said selected plurality of desired television channels via a plurality of complex mixers of said digital circuitry.

34. The method of claim 33 , wherein:

prior to said frequency shifting, said selected plurality of desired television channels occupy non-contiguous portions of a frequency spectrum; and

after said frequency shifting, said selected plurality of desired television channels occupy a contiguous frequency spectrum.

35. The method of claim 28 , wherein each one of said plurality of channel filters is a finite impulse response filter.

36. The method of claim 28 , comprising reducing, by said digital circuitry, a sample rate of one or more of said selected plurality of desired television channels.

37. A wideband receiver system comprising:

a wideband analog-to-digital converter (ADC) module configured to digitize a plurality of frequencies comprising a plurality of desired television channels and a plurality of undesired television channels, said plurality of frequencies having been received and downconverted; and

digital circuitry configured to:

select said plurality of desired television channels from said digitized plurality of frequencies;

reduce a sample rate of one or more of said selected plurality of television channels; and

output said selected plurality of television channels to a demodulator as a digital datastream.

38. The wideband receiver system of claim 37 , wherein said output of said digital datastream is via a serial interface.

39. The wideband receiver system of claim 37 , wherein said output of said digital datastream is via a parallel interface.

40. The wideband receiver system of claim 37 , comprising a mixer module configured to upconvert said digital datastream.

41. The wideband receiver system of claim 37 , wherein said wideband analog-to-digital converter comprises:

a first ADC configured to generate a digital in-phase signal; and

a second ADC configured to generate a digital quadrature signal.

42. The wideband receiver system of claim 37 , wherein said digital circuitry comprises a plurality of complex mixers configured to frequency shift said selected plurality of desired television channels.

43. The wideband receiver system of claim 42 , wherein:

prior to said frequency shift, said selected plurality of desired television channels occupy non-contiguous portions of a frequency spectrum; and

after said frequency shift, said selected plurality of desired television channels occupy a contiguous frequency spectrum.

44. The wideband receiver system of claim 37 , wherein said digital circuitry comprises a plurality of channel filters configured to filter said plurality of desired television channels.

45. The wideband receiver system of claim 44 , wherein each one of said plurality of channel filters is a finite impulse response filter.

46. A method comprising:

in a wideband receiver system:

digitizing, by a wideband analog-to-digital converter (ADC) module of said wideband receiver system, a plurality of frequencies comprising a plurality of desired television channels and a plurality of undesired television channels, said plurality of frequencies having been received and downconverted;

selecting, by digital circuitry of said wideband receiver system, said plurality of desired television channels from said digitized plurality of frequencies;

reducing, by said digital circuitry, a sample rate of one or more of said selected plurality of desired television channels; and

outputting, by said digital circuitry of said wideband receiver system, said selected plurality of television channels to a demodulator as a digital datastream.

47. The method of claim 46 , comprising outputting, by said digital circuitry of said wideband receiver system, said digital datastream via a serial interface.

48. The method of claim 46 , comprising outputting, by said digital circuitry of said wideband receiver system, said digital datastream via a parallel interface.

49. The method of claim 46 , comprising upconverting, by a mixer module of said wideband receiver system, said digital datastream.

50. The method of claim 46 , comprising:

generating, via a first ADC of said wideband analog-to-digital converter, a digital in-phase signal; and

generating, via a second ADC of said wideband analog-to-digital converter, a digital quadrature signal.

51. The method of claim 46 , comprising frequency shifting said selected plurality of desired television channels via a plurality of complex mixers of said digital circuitry.

52. The method of claim 51 , wherein:

prior to said frequency shifting, said selected plurality of desired television channels occupy non-contiguous portions of a frequency spectrum; and

after said frequency shifting, said selected plurality of desired television channels occupy a contiguous frequency spectrum.

53. The method of claim 46 , wherein said digital circuitry comprises a plurality of channel filters configured to filter said plurality of desired television channels.

54. The method of claim 53 , wherein each one of said plurality of channel filters is a finite impulse response filter.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Jun 23, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; EXAR CORPORATION; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 056656/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2021
From: MAXLINEAR, INC.
To: ENTROPIC COMMUNICATIONS, LLC
Reel/Frame 055898/0230 →
RELEASE OF SECURITY INTEREST Recorded Mar 31, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 055779/0001 →
SUCCESSION OF AGENCY (REEL 042453 / FRAME 0001) Recorded Jul 1, 2020
From: JPMORGAN CHASE BANK, N.A.
To: MUFG UNION BANK, N.A.
Reel/Frame 053115/0842 →
SECURITY AGREEMENT Recorded May 12, 2017
From: MAXLINEAR, INC.; ENTROPIC COMMUNICATIONS, LLC (F/K/A ENTROPIC COMMUNICATIONS, INC.); EXAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042453/0001 →