IP Library Granted Patent US 9,484,958
Granted Patent B2
US 9,484,958 · App. 14/950,127 · Granted Nov 1, 2016

Method and system for controlling an interleaver

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,484,958
App. No.
14/950,127
Granted
Nov 1, 2016
Kind
B2
Abstract

Systems and Methods for controlling an interleaver are disclosed. Generally, a first and second signal are received, wherein the first and second signals are selected from the group consisting of a signal to noise ration signal, a data rate signal, and a bit error rate signal. An interleaver control signal is then generated based on the first and second signals.

Claims (40)

1. A controller for an interleaver, comprising:

a processing system including a processor; and

a memory that stores executable instructions that, when executed by the processing system, facilitate performance of operations, comprising:

receiving a first signal;

receiving a second signal; and

generating an interleaver control signal based on the first and second signals,

wherein the first signal comprises a signal to noise ratio signal, and

wherein the second signal is selected from a group consisting of a data rate signal and a bit error rate signal, and

wherein the first and second signals are distinct signals.

2. The controller of claim 1 , wherein the operations further comprise determining whether the first signal exceeds a threshold.

3. The controller of claim 1 , wherein the operations further comprise determining whether the first signal exceeds a value.

4. The controller of claim 1 , wherein the operations further comprise determining whether the second signal exceeds a threshold.

5. The controller of claim 1 , wherein the operations further comprise determining whether the second signal exceeds a value.

6. The controller of claim 1 , further comprising an interleaver coupled with the processing system, the interleaver being operative to receive the control signal.

7. The controller of claim 6 , wherein the interleaver is operative to alter an interleaved signal in response to the interleaver control signal.

8. The controller of claim 6 , wherein the interleaver is operative to alter an interleave depth of an interleaved signal in response to the interleaver control signal.

9. A method for controlling an interleaver, the method comprising:

receiving, by a processing system comprising a processor, a first signal;

receiving, by the processing system, a second signal; and

generating, by the processing system, an interleaver control signal based on the first and second signals,

wherein the first signal comprises a signal to noise ratio signal, and

wherein the second signal is selected from a group consisting of a data rate signal and a bit error rate signal, and

wherein the first and second signals are distinct signals.

10. The method of claim 9 , further comprising determining whether the first signal exceeds a threshold.

11. The method of claim 9 , further comprising determining whether the first signal exceeds a value.

12. The method of claim 9 , further comprising determining whether the second signal exceeds a threshold.

13. The method of claim 9 , further comprising determining whether the second signal exceeds a value.

14. The method of claim 9 , further comprising transmitting the interleaver control signal to an interleaver.

15. A non-transitory, machine-readable storage medium, comprising executable instructions that, when executed by a processing system including a processor, facilitate performance of operations, comprising:

receiving a first signal;

receiving a second signal; and

generating an interleaver control signal based on the first and second signals,

wherein the first signal comprises a signal to noise ratio signal,

wherein the second signal is selected from a group consisting of one of a data rate signal and a bit error rate signal, and

wherein the first and second signals are distinct signals.

16. The non-transitory, machine-readable storage medium of claim 15 , wherein the operations further comprise determining whether the data rate signal exceeds a threshold.

17. The non-transitory, machine-readable storage medium of claim 16 , wherein the interleaver control signal instructs an interleaver to not perform interleaving when the data rate signal exceeds the threshold.

18. The non-transitory, machine-readable storage medium of claim 16 , wherein the interleaver control signal ceases when the data rate signal exceeds the threshold.

19. The non-transitory, machine-readable storage medium of claim 15 , wherein the interleaver control signal is proportional to the second signal.

20. The non-transitory, machine-readable storage medium of claim 15 , wherein the interleaver control signal instructs an interleaver to perform interleaving proportional to the second signal.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2015
From: STARR, THOMAS JJ
To: AMERITECH CORPORATION
Reel/Frame 037295/0367 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2015
From: AMERITECH CORPORATION
To: AMERITECH PROPERTIES, INC.
Reel/Frame 037299/0702 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2015
From: SBC HOLDINGS PROPERTIES, L.P.
To: SBC PROPERTIES, L.P.
Reel/Frame 037299/0786 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2015
From: AMERITECH PROPERTIES, INC.
To: SBC HOLDINGS PROPERTIES, L.P.
Reel/Frame 037299/0943 →
CHANGE OF NAME Recorded Dec 15, 2015
From: AT&T KNOWLEDGE VENTURES, L.P.
To: AT&T INTELLECTUAL PROPERTY I, LP
Reel/Frame 037300/0001 →
CHANGE OF NAME Recorded Dec 15, 2015
From: SBC KNOWLEDGE VENTURES, L.P.
To: AT&T KNOWLEDGE VENTURES, L.P.
Reel/Frame 037300/0587 →
CHANGE OF NAME Recorded Dec 15, 2015
From: SBC PROPERTIES, L.P.
To: SBC KNOWLEDGE VENTURES, L.P.
Reel/Frame 037302/0019 →