IP Library Granted Patent US 9,374,039
Granted Patent B2
US 9,374,039 · App. 14/951,071 · Granted Jun 21, 2016

Power amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,374,039
App. No.
14/951,071
Granted
Jun 21, 2016
Kind
B2
Abstract

A power amplifier includes an amplification transistor which performs power amplification, a bias circuit which outputs a bias voltage to a base of the amplification transistor, a control terminal to which a control voltage is applied for controlling switching between an operating state and a stopping state of the bias circuit, and a bias voltage adjustment circuit connected to the control terminal. The bias voltage adjustment circuit includes a variable capacitance element which is connected to the control terminal and whose capacitance value decreases as the control voltage increases, a discharge circuit which discharges electric charge accumulated in the variable capacitance element to the control terminal, and a control circuit which is connected to the bias circuit and controls the bias voltage. The bias voltage adjustment circuit outputs, to the bias circuit, a bias voltage adjustment signal which increases the bias voltage for a predetermined period after the control voltage is applied.

Claims (47)

1. A power amplifier comprising:

an amplification transistor which performs power amplification;

a bias circuit which outputs a bias voltage to a base of the amplification transistor;

a control terminal to which a control voltage is applied for controlling switching between an operating state and a stopping state of the bias circuit; and

a bias voltage adjustment circuit connected to the control terminal,

wherein

the bias voltage adjustment circuit includes:

a variable capacitance element which is connected to the control terminal and whose capacitance value decreases as the control voltage increases;

a discharge circuit which discharges electric charge accumulated in the variable capacitance element to the control terminal; and

a control circuit which is connected to the bias circuit and controls the bias voltage, and

the bias voltage adjustment circuit outputs, to the bias circuit, a bias voltage adjustment signal which increases the bias voltage for a predetermined period after the control voltage is applied.

2. The power amplifier according to claim 1 , wherein the capacitance value is inversely proportional to a value of the control voltage.

3. The power amplifier according to claim 1 , wherein

the variable capacitance element is a variable capacitance diode, and

the variable capacitance diode has a cathode connected to the control terminal.

4. The power amplifier according to claim 1 , wherein the bias voltage adjustment signal is generated from an output signal of the variable capacitance element.

5. The power amplifier according to claim 1 , wherein

the control circuit is formed of a first resistor, and

the first resistor has a first end grounded and a second end connected to the bias circuit.

6. The power amplifier according to claim 1 , wherein the predetermined period is a time period since the control voltage is applied until a current flowing through the amplification transistor becomes to have a constant value independent of a value of the control voltage.

7. The power amplifier according to claim 1 , wherein

the bias voltage adjustment circuit includes a time constant control circuit which sets the predetermined period, and

the time constant control circuit is connected to the variable capacitance element and the control circuit.

8. The power amplifier according to claim 7 , wherein the bias voltage adjustment signal is generated from an output signal of the time constant control circuit.

9. The power amplifier according to claim 7 , wherein

the time constant control circuit includes:

a first transistor whose base is connected to the variable capacitance element;

a second resistor whose first terminal is connected to an emitter of the first transistor; and

a second transistor whose base is connected to a second terminal of the second resistor,

a collector of the first transistor and a collector of the second transistor are connected, and

an emitter of the second transistor is connected to the control circuit.

10. The power amplifier according to claim 1 , wherein

the bias circuit includes:

a bias transistor which supplies the base of the amplification transistor with the bias voltage; and

a temperature compensation circuit,

the temperature compensation circuit having:

a third resistor whose first terminal is connected to the control terminal and whose second terminal is connected to a base of the bias transistor;

a third transistor whose collector and base are connected to the base of the bias transistor; and

a fourth transistor whose collector and base are connected to an emitter of the third transistor, and whose emitter is grounded through the control circuit.

11. The power amplifier according to claim 1 , wherein

the bias circuit includes:

a bias transistor which supplies the base of the amplification transistor with the bias voltage; and

a temperature compensation circuit,

the temperature compensation circuit having:

a fifth transistor whose base is connected to a base of the bias transistor;

a fourth resistor whose first terminal is grounded and whose second terminal is connected to an emitter of the fifth transistor; and

a sixth transistor whose collector is connected to a base of the bias transistor and a base of the fifth transistor, whose base is connected to the emitter of the fifth transistor, and whose emitter is grounded through the control circuit.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0870 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2015
From: KAMITANI, MASATOSHI; WAKITA, KAZUYA; ENOMOTO, SHINGO; SEKI, MASATO
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 037219/0412 →